A 12 GHz satellite video receiver:  Low noise, low cost prototype model for TV reception from broadcast satellites by Lockyear, W. H. et al.
  
 
 
N O T I C E 
 
THIS DOCUMENT HAS BEEN REPRODUCED FROM 
MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT 
CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED 
IN THE INTEREST OF MAKING AVAILABLE AS MUCH 
INFORMATION AS POSSIBLE 
https://ntrs.nasa.gov/search.jsp?R=19810017780 2020-03-21T12:03:23+00:00Z
Contributors:
C.N. Champaneria
S.J. Ferry
G. Keithly
H.S. Kuklin
W.H. Lockyear
L.H. Schifter
N.E. Swanberg
G.W. Swift
P.R. Spittle
G.R. Thornell
12 GHz SATELLITE VIDEO RECEIVER
LOW NOISE, LOW COST PROTOTYPE MODEL FOR
TV RECEPTION FROM BROADCASTING SATELLITES
Prepared by:
M.A. Hreha
J.G. Baprawski
HUGHES AIRCRAFT COMPANY
Electron Dynamics Division
3100 West Lomita Boulevard
Torrance, California 90509
DECEMBER 1978
FINAL REPORT FOR PERIOD JANUARY, 1978 — FEBRUARY, 1979
(NASA-Ca-160J19) A li Ghz SATELLITE YIDEC	 N61-26317
RrCEIVkii: LOW NOISE, LOW CGST LkOTCTYLE
jGDEL ruH lY 6ECEPTIGd FEGH BEGADCAST
SAILLLI'IGS rival uejcLt, Jan. 1976 - Feb. 	 Unclas
1979 (iiu,jhk;s AiLCrdtt Co.)	 7i P	 G3/:i2 325Jb
Prepared for: L: 	 D
NASA — GODDARD SPACE FLIGHT CENTER
GREENBELT, MARYLAND 20771
r
PREFACE
The objective of this effort was to develop a 12 GHz receiver for recep-
tion of FM television signals from broadcasting satellites. The receiver
is to provide both low noise performance and low cost in production
quantities of 1000 units. The progam goal was to have a maximum noise
figure of 4 dB and an estimated maximum selling price of $1,000 in quanti-
ties of 1,000.
The program included a design phase, a prototype development phase,
and a pricing phase to determine an estimated cost for the resulting
production receivers in quantities of 10, 100, and 1,000 units.
The receiver developed can receive at any of the 12 transponder frequen-
cies in the 11.7-12.2 GHz range and consists of two packages, an outdoor
downconverter unit, which is mounted directly on the receive antenna
feed waveguide flange, and an indoor demodulator unit positioned near
a video monitor. The receiver subsystems have implemented technology
consistent with performance and price constraints. These include, in
the outdoor unit, a low noise 12 GHz FET preamplifier, a microstrip
branchline coupled balanced mixer, a 10.75 GHz Gunn diode cavity oscil-
lator, and a low noise bipolar IF amplifier. The indoor unit subsystems
include a microstrip tuner section, a phase locked threshold extension
demodulator, and digital channel select logic.
The developed receiver prototype meets or exceeds all video and audio
performance goals. The estimated production cost for this present proto-
type excluding profit and tooling costs, in 1,000 lot quantities, is
greater than $1,000 by $540. However, as explained in the text a number
of tradeoffs and design modifications can be implemented to reduce this
cost to below $1,000. Low cost is best achieved with use of integrated
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assemblies for the downconverter and for the tuning logic. These devel-
opments are feasible only when the quantity requirements are greater
than 100,000 units.
Design tradeoffs and modifications are included in the production pric-
ing to show their impact on price reduction. Production pricing is
also quite dependent on total test time and efficient testing schemes
will be pointed out which further aid in price reduction. Since the
receiver packaging is quite modular, it is readily adaptible to ease
of field repair.
The work performed under this contract has resulted in the development
of a 12 GHz satellite receiver design which can be mass produced at a
cost under $1540 without sacrificing system performance. The receiver
also has the capability of selecting any of the twelve assigned satel-
lite broadcast channels in the frequency range between 11.7 to 12.2 GHz.
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1.0 RECEIVER DESCRIPTION AND PERFORMANCE
1.1 FUNCTIONAL DESCRIPTION
The developed receiver is a 12 channel synchronous phase lock video
receiver for reception from broadcast satellites. It adepts a frequency
modulated video signal, with audio subcarrier, in the frequency range
11.7-12.2 GHz and provides a 1 Vp-p demodulated video plu3 a separate
audio output signal at a 0 dBm level.
The receiver is compatible for reception of standard 525 line video
per CCIR Rec. 405-1. The received RF format contains a frequency modu-
lated video signal with a baseband bandwidth of 4.2 MHz and peak devi-
ation of 10.0 MHz, and a frequency modulated audio signal with a sub-
carrier frequency of 5.14 MHz, peak deviation (C by SC) of 630 KHz,
subcarrier bandwidth of 160 KHz, audio bandwidth of 15 KHz, and peak
deviation of 60.0 KHz.
The receiver consists of an Outdoor Downconverter Unit and an Indoor
Demodulator Unit. The two units are interconnected by a RF cable, up
to 100 feet in length, for transmission of the downconverted signal from
the outdoor unit to the indoor unit, and by a four wire power line,
for power transmission from the indoor unit to the outdoor unit.
The Downconverter unit is housed in a weatherproof assembly and is
mounted directly on the receive antenna feed waveguide flange. A picture
of the unit is shown in Figure 1-1 and its block diagram is shown in
Figure 1-2.
The unit face plate contains the RF input waveguide port (WR 75), the
IF output type "F" female receptacle, the four pin power supply input
connector, and monitor jacks for measuring received signal strength.
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	 The signal strength indication is an aid in positioning the antenna
for optimum signal reception.
The downconverter operation is specified for a RF input power in the
range of -72 to -87 dBm between 11.73 Gliz to !1.17 GHz in increments
of 40 MHz. The RF input is senz through a wa%eguide isolator and a
waveguide to coaxial adapter, then into the low noise GaAs FET RF ampli-
fier and bandpass filter. The RF amplifier is a three stage amplifier
utilizing 0.5 pm gate length FETs and provides a nominal noise figure of
3.4 dB with 21 dB gain.
Contained in the housing with the FET amplifier is a microstrip bandpass
filter (BPF) which selects the 11.7-12.2 CPz portion of the incoming
signal and feeds the signal to the branchline coupled balan.,ed microstrip
mixer. The BPF also provides image rejection for the mixer. The m-.xer
local oscillator is a Gunn diode cavity oscillator with a stable output
at 10.75 + 0.004 GHz. The IF output of the mixer, at 950 to 1450 MHz,
is then sent to the four stage IF amplifier. The total RF to IF gain
of the downconverter unit is nominally 52 dB.
The cable interconnections between the Outdoor and Indoor Units consists
of a 100 foot long low cost RF cable with approximately 13 dB loss,
and a four wire 100 foot long power s-ipply cable carrying plus and ninus
unregulated voltages, power supply return, and signal strength indicator
level.
The downconverted RF signal at 950 to 1450 MHz is received by the Indoor
Demodulator Unit, which will typically be stationed near a TV monitor.
A picture of this unit is shown in Figure 1-3 and its block diagram
is shown in Figure 1-4. The input signal is first routed to the micro-
strip tuner board. This board consists of three shielded sections,
a RF amplifier and bandpass filth. a local oscillator. low pass filter,
and mixer, and an IF amplifier and IF band pass filter. The input RF
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signal if first amplified and then filtered by the tunable band pass
filter (BPF) which is controlled by the channel select logic board. The
tunable BFP has a nominal bandwidth of 200 MHz and is required to reject
those video channels which may interfere with the selected channel to
generate an extraneous output at the 300 MHz IF frequency.
After the BPF the signal is mixed with the voltage controlled local
oscillator signal, which is tunable from 1250-1750 MHz and is also con-
trolled by the channel select logic board. This second mixer downcon-
verts the signal to a 300 MHz IF signal which is amplified and then
filtered by a 300 MHz bandpass filter with a 30 MHz bandwidth. Due to
the tuned performance of this BPF an additional phase equalizer is not
required.
The IF output is then amplified by the IF amplifier board which contains
two shielded stages of amplification, the first stage of which is con-
trolled by the AGC detector and amplifier.
The amplified IF signal is sent to the Demodulator Board where it is
fed into the phase lock loop phase detector and the AGC detector and
amplifier. The ..GC circuit maintains the phase detector input level
at -12 dBm.
The onboard demodulator is a phase locked threshold extension demodula-
tor (Synchronous Receiver). The circuitry is basically simpler than
the conventional FM demodulator resulting in lower cost and a more reli-
able unit. A detailed performance analvsis of the phase lock demodula-
tor used in this 12 Gtiz satellite receiver is presented in Appendix A.
In the phase detector, the input IF signal is compared with the signal
from the 300 MHz voltage tuned oscillator. The output of the phase
'	 detector is a voltage nominally proportional to the phase difference
between the IF and VTO signals. This phase error is amplified by two
1-7
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separate loops, a low frequency do phase error loop amplifier, and a
high frequency loop containing the second order loop filter and video
frequency loop amplifier. The outputs of the two loop amplifiers are
summed and applied to the 300 MHz VTO tuning varactor diodes in order
to tune the oscillator frequency towards a zero phase error. The sum-
med loop amplifier output is also the demodulated composite video signal
which is passed through a de-emphasis network and amplified by the out-
put buffer amplifier. The demodulated composite video signal is then
sent to the Signal Processor board where the audio and video signals
are separated, filtered, amplified, and sent to the rear panel output
ports.
At the Signal Processor board the composite signal is split by a resis-
tive power divider. Half of this signal is fed to the video low pass
filter. The low pass filter rejects all signals and noise above its
4.2 MHz cut-off frequency, including the 5.14 MHz audio subcarrier sig-
nal. This video signal level is controlled by a 100S2 potentiometer
and is amplified by the video amplifier. Part of the video signal is
fed to the sync separater circuit which removes the video sync pulses
from the video signal. The sync pulses are then amplified and fed to
the clamping diodes, which clamp the video signal to ground during sync
time. This clamping action forces a charge on the video coupling capa-
citor connected to the input of the video output buffer stage such that
DC restoration is obtained to the video signal. In addition, this clamp-
ing action removes the 30 Hz energy dispersal signal normally present
in the satellite system.
The clamped video signal at the output buffer stage is sent to the "F"
type Video Output jack on the indoor unit rear panel. The processed
video signal is an amplitude adjustable signal nominally 1 volt peak
to peak. The polarity of this waveform is black to white positive going.
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Going back to the input resistive power divider, the other half of the
composite baseband signal is fed to the audio subcarrier demodulator
circuit. This signal is fed to a bandpass filter tuned to 5.14 MHz
(the audio subcarrier). This filter allows only the subcarrier signal
to be fed to the subcarrier demodulator.
The demodulator circuit consist of an on chip limiter, amplifier, FM
detector circuit and audio buffer circuit. The output of the buffer
circuit is the audio signal resulting from the demodulation produced
by the FM detector. This audio signal is applied to the audio level
control potentiometer, the 75 microsecond deemphasis circuit and the
balanced audio output amplifier. The balanced output audio signal is
then routed to the rear panel terminal strip.
The Channel Select Logic/Power Supply board provides the proper control
signals for the microstrip tuner to achieve the correct channel selec-
tion, and the board also supplies the +12 volts for the indoor unit
circuit functions as well as the unregulated +20 volts for the outdoor
downconverter unit. The channel select logic has been implemented to
achieve a low cost and accurate tuning system which automatically com-
pensates for any offsets or temperature drifts in the microstrip UHF
VCO or the outdoor unit Gunn L0.
The channel select operation is as follows: The selection of a video
channel from the front panel switches triggers a one shot which resets
all the logic and counters to the beginning of the sweep mode of opera-
tion. At the end of the reset pulse, the logic is activated and the
DAC counter begins to count down from its reset value. This decrements
the output voltage from the DAC amplifier.	 This voltage is applied
to a voltage shaper whose output voltage follows , a non-linear relation-
ship as VOUT - K VIN'
The voltage level is then level shifted and applied to tune the UHF
VCO on the UHF microstrip tuner. This operation acts to roughly
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linearize the sweep of the VCO. Simultaneously, another voltage shaper
network is incorporated to apply the proper voltage level to the tunable
BPF on the microstrip board. This operation allows the tunable BPF and
UHF VCO to track each other.
As the VCO sweeps, a sampled output is supplied to the sampler circuit
on the Demodulator board. The VCO sample is mixed with a harmonic of
a 40 MHz signal generated by a 40 MHz oscillator and step recovery diode.
When the VCO frequency approaches a harmonic of the 40 MHz signal a
pulse is sent out of the sampler circuit. This pulse is amplified and
sent to the pulse counter on the channel select logic board. As the VCO
sweeps, pulses will appear at the sampler output. Since the VCO sweeps
down from 1750 to 1250 MHz and because the VCO sample is low pass fil-
tered for frequencies below 1740 MHz, the first output pulse from the
sampler, during the sweep mode of operation, corresponds to a UHF VCO
frequency of 1720 MHz, the Ord harmonic of 40 MHz, and the tuner condi-
tion for reception of the 12th channel in the RF band at 12.17 GHz.
For selection of the 1st channel in the RF band at 11.73 GHz, twelve
sample pulses must be counted, thereby tuning the UHF VCO to 1280 MHz.
For this contractual development program, the outdoor downconverter was
specified for operation with an LO at 10.75 GHz, and the RF transmitter
frequency was specified at 12080.5 MHz. With the tuning scheme incor-
porated in this receiver, reception of this RF carrier will be on chan-
nel 10. Note that for the above specified LO and RF frequencies the
resultant downconverted frequency is 1330 MHz which is 10 MHz greater
than the specified 1340 MHz input frequency to the demodulator unit for
reception of channel 10. This offset frequency is nulled out by sensing
the demodulator phase detector error which forces the DAC to up/down
count to null out the do phase error automatically, thus ensuring opti-
mum video reception. This 10 MHz offset in the IF frequency is well
within the capture range of the automatic fine tuning circuitry. For
future units using the 12080 MHz RF carrier, we will request that the
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downconverter LO be specified at 10.74 GHz. With the present LO and
RF frequencies assigned to the downconverter unit, no degradation in
the signal reception will result.
The channel select logic also provides one other control function. The
sensing of the video sync pulses from the signal processor board allows
the control logic to respond to the do phase detector error only when
video is present. When video is not present at the channel selected,
the tuner will not respond to any erroneous signals that may possibly
be present in the frequency band selected.
1.2 RECEIVER PERFORMANCE DATA SUMMARY
The performance of this satellite receiver is described in the follow-
ing table giving both the specifications and nominal performance results.
The measurement procedure is described in the acceptance test plan listed
in Appendix B. The test procedure is divided into two main sections.
First, the Downconverter Unit is tested to measure its electrical per-
formance. Then, the Downconverter and Demodulator Units are tested
together to prove conformance with the RF, video, and audio specifica-
tions. Table 1-1 lists the receiver specifications and performance
data summary. Tae present prototype downconverter unit has an excessive
weight of 5.5 lbs. (2.5 kg). This is because of the use of brass rather
than aluminum for the FET amplifier module and excessive aluminum bulk
in the downconverter chassis. The downconverter weight can be reduced
well below 5.0 lbs (2.25 kg) by using all aluminum chassis and minimiz-
ing extraneous aluminum bulk. In all other areas, the prototype receiver
meets or exceeds the specifications.
The test results were obtained for an RF carrier at 12080 MHz. Through
the downconverter is designed for operation in the complete frequency
band from 11.7 to 12.2 GHz, the present prototype achieves a degraded
noise figure above and below 12080 MHz. This is due to a less than opti-
mum downconverter design and is easily optimized for future units. This
E.	 design will be further explained in Section 2.2.
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TABLE 1-1
12 GHz SATELLITE VIDEO RECEIVER SPECIFICATIONS
SPECIFICATIONS
M
I,
Outdoor Unit
Input Frequency Range
Input Connector
Input Level
Input Return Loss (VSWR)
Output Frequency Range
Output Connector
Input DC Power
Operating Temperature Environment
Operating Humidity Environment
Weight
Indoor Unit
Input Frequency Range
Input Level
Input Connector
Video Output Connector
Video Output Impedance
Video Output Return Loss
Video Output Level
Video Polarity
Audio Output Connector
Audio Output Impedance
Audio Output Level
Audio Subcarrier Frequency
AC Power Requirements
Operating Temperature Environment
.t'
11.7-12.2 GHz
WR-75 Cover Flange
-72 to -87 dBm
10 dB minimum (2:1 max)
0.950 GHz to 1.450 GHz
Type "F", Female
+20 VDC at 240 mA maximum
-20 VDC at 180 mA maximum
-350C to +500C
0-100% Relative Humidity
<5.0 lbs. (2.5 kg.)
0.950 GHz to 1.45 GHz
-55 to -25 dBm
Type "F", Female
Type "F", Female
75 S2
15 dB minimum
1 V peak-to-peak (adjustable)
Black to white, positive going
Screw Type terminal strip
600 Q, balanced
0 dBm (adjustable)
5.14 MHz
115V ±10% at 25 watts maximum
+100C to +400C
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TABLE 1-1 (CONTINUED)
12 GHz SATELLITE VIDEO RECEIVER SPECIFICATIONS
Description Specification (@ 24oC) Test Results
Outdoor Unit Temperature	 24oC 240C -35oC +500C +500C
Indoor Unit Temperature	 240C 240C 00C +500C OoC
Downconverter Teets
Dovnconverter Gain	 52 t6 dB (at 12080 MHz) 49.4 dB 51.6 d8 47.1 dB 47.1 db
Local Osc. Stability	 10750 t4 MHz 10747.4 10746.4 10746.4 10746.4
MHz MHz MHz MRS:
RF Input VSWR	 2:1 max 1.2:1 " " a
lase refection	 15 db min 3,740 dB " " "
Receiver NF	 4 dB ax 3.95 dB 3.25 d8 4.60 dB 4.60 dB
Demodulator RF Tests
Static Threshold 	 C/Ni < 8 dB 6.5 dB "• "" as
Signal-to-Noise. Weighted	 48.5 dB min 49.0 d8 AA AA as
at C/N - 12 d8
Dynamic Threshold	 C/Ni ^ 11 da 10.5 dB 9.75 dB 11.5 dB 11.5 d8
Signal-to-Hum Ratio	 50 dg min 50 d8 50 de 50 dg 50 dB
Video Baseband Parameters
50 50
-350
-3
50Gain Frequency Distortion	 SO !3 IRE
-3
Field Time Distortion	 _2 IRE +2. -0 +2. -0 +2. -0 +2. -0
Line Time Distortion 	 !2 IRE +2. -0 +2. -0 +2. -0 +2. -0
i
Short Time Distortion	 100 !6 IRE 100 IRE 100 IRE 100 IRE 100 IRE
Impedance Level and Return	 70 !10 IRE 72 IRE 72 IRE 72 IRE 72 IRE
Loss
Differential Gain	 2% 22 2% 2% 2%
Differential Phase	 1 Degree 10 l0 10
to
Chrominance-Luminance Gain	 100 .^ IRE 101 IRE 101 IRE 101 IRE 101 IRE
Chrominance-Luminance Delav 	 50 no <10 nsec <10 nsec <10 nsec <10 nsec
Audio Baseband Parameters
output Impedance and Return	 6 d8 -1.4 dB 5.8 dB 5.8 dB 5.8 d8 5.8 d8
Loss
Frequency Response Flatness 	 30 Hz-15 KHt. 3 d8 1.75 dg 1.85 dB 1.8 d8 1.75 dg
100 Hz-10 KHz. 1 dg 0.25 dB 0.25 dB 0.3 dB 0.25 dB
Distortion	 52 ax 0.552 0.75% 1.1% 0.6%
Teat Tone Signal-to-noise	 45 dB min 47 do 46 d8 45 de 47.5 d8
j	 Static Threshold	 C/N, < 10 d8 9.6 dB 9.0 dB 10 dg 9 d8
limit, these testa were not performed over*Because 24 0C test results were well within the specification
temperature.	 No degradation from room temperature is expected.
""Not measured due to the test requirements to measure the static threshold (as explained In the test plan
Appendix B).	 Performance expected to follow the measured dynamic threshold.
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1.3 PROJECTED RECEIVER NOISE FIGURE PERFORMANCE OVER PRODUCTION
With the objective to develop 12 GHz receivers at low cost with noise
figures of 4 dB or less, the key element in our receiver front end (out-
door unit) is a low noise PET amplifier, and the most important cost
consideration is in the PET devices.
The receiver front end design is based on a low noise three stage PET
amplifier utilizing 0.5 Um gate length GaAs PET devices. The design
concept is to capitalize on a fast maturing technology to allow design
margin for the rest of the receiver necessary for low coat production.
Another important consideration is to achieve high receiver performance
based on a modern technology, such that the receiver will be compatible
with the rapidly advancing satellite communication technology for many
years to come, and not to become obsolete because of the continuing
advancement in PET device performance.
The PET amplifier is assembled from three separate stages which are
independently evaluated and tuned for gain and noise figure. Since
the major contribution to the receiver noise figure is from the PET
amplifier, the input amplifier stage is specifically screened to consis-
tently yield the lowest noise figures. This selection process will
tend to limit the variation of the receiver noise figure from unit to
unit during the production phase.
The projected gain and noise figure distributions, based on our PET
amplifier, bandpass filter, mixer and IF amplifier designs are tabulated
in Table 1-2. This distribution shows that the expected nominal
noise figure performance at 24 0C meets or exceeds the 4.0 dB specifica-
tions. Since the PET performance degrades at higher temperatures, the
worst case performance at 50 0C is projected to be 4.34 dB.
E
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TABLE 1-2
RECEIVER FRONT END PROJECTED GAIN AND NOISE FIGURE PERFORMANCE
OVER PRODUCTION
Nominal Worst Caae Worst Case
+240C +240C +500C
Gain Gain Gain
Component (Loss) NF (Loss) NF (Loss) NF
1.	 Input Loss (0.2 dB) 0.2 dB (0.2 dB) 0.2 dB (0.2 dB) 0.2 dB
2.	 FET
Amplifier 21.5 dB 3.4 dB 21.0 dB 3.6 dB 19.5 dB 3.8 dB
3.	 Band Pass
Filter (1.5 dB) 1.5 dB (1.5 dB) 1.5 dB (1.5 dB) 1.5 dB
4.	 Mixer (6.0 dB) 6.0 dB (7.0 dB) 7.0 dB (7.0 dB) 7.0 dB
5.	 IF Post
Amplifier 4.2 dB 4.0 dB 1	 39.0 dB 4.5 dB 39.0 dB 4.5 dB
Total Receiver 55.8 dB 3.78 dB 51.2 dB 4.06 dB 49.7 dB 4.34 dB
NF 
receiver` 10 log FR
where
F	 1 F	 1 F 4 - 1 F S - 1
Fn . F	
2
1 +_ G1 
+ G1G2 + 
G 
1 
G 
2 
G 
3 +
 G 
1 
G 
2 
G 
3 
G 
4
and Fi . G  refers to the noise figure (ratio) and gain (ratio)
for i th component listed above.
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This distribution is based on the use of a device similar to the NEC
38800 GaAs FET (Nippon Electric Company) currently used in our amplifier.
This device's performance was used for bugetary purposes since a produc-
tion device of comparable performance is projected to be much less in
cost in the following years. Indeed, it is Hughes' aim to make this
production device available at $30/chip device in 1000 lot quantities
in two years' time.
Hughes projected FET amplifier costs are discussed further in Section
4.0.
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2.0 OUTDOOR DOWNCONVERTER UNIT DESCRIPTION AND PERFORMANCE
7.1 GENERAL
The outdoor downconverter unit translates the input RF signal to an IF
frequency between 950 and 1450 MHz. The unit is specified for operation
in the 11.7-12.2 GHz band for an input power level between -72 dBm and
-87 dBm.
This downconverter for the 12 GHz receiver is housed In a cylindrical can
128.3 mm (5.05 inches) in diameter times 173.7 mm (6.84 inches) in length
with a weight under 2.268 kg (5.0 pounds). The unit has been designed to
be conveniently mounted cn the waveguide feed of the receiver antenna.
The unit is weatherproof for 0-100 percent relative humidity and specified
for outdoor operation over the temperature range -35 0C to +500C.
The assembly drawing for the outdoor unit is shown in Figure 2-1. All
RF and power connectors are located on the 160 mm (6.30-inch) diameter
cover. The waveguide flange feeds directly into the input isolator. 31
is a four pin weatherproof connector which is thQ receptacle for the
100 foot power cable coming from the indoor unit which sends the +20 volt
unregulated power, the power return, and the signal strength indicator
voltage. J2 is the type "F" receptacle for the 100 foot long coaxial
cable which transmits the Downconverter IF output to the indoor unit.
Thla inexpensive cable has a nominal 13 dB loss per 100 feet for the
950-1450 MHz IF signal. TP2 is the test point for monitoring the signal
strength level. The voltage level at this monitor point is observed and
minimized when pointing the receive antenna. This insures maximum RF
signal reception. TP1 is the ground reference test point.
The outdoor unit chassis serves as the mounting structure for the various
outdoor unit subassemblies, which are the low noise FET amplifier and
APF subassembly, the mixer subassembly, the Gunn diode local oscillator
l-1
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Figure• 2-1A	 uutjuur duumcunverter, final assembly.
subassembly, the IF amplifier subassembly, the power supply board sub-
assembly. The description and performance of each of these subassemblies
is presented individually.
2.2 FET AMPLIFIER AND BAND PASS FILTER SUBASSEMBLY
The three stage low noise FET amplifier and the three section Chebychef
band pass filter are contained in the same housing. The waveguide iso-
lator is attached to this subassembly before mounting on the outdoor
unit chassis.
The prototype unit does not contain any internal isolators and was tuned
specifically for operation at 12080 MHz. Being the preliminary design
of the FET module, this prototype has a gain and noise figure response
that is quite sensitive to output loading conditions and has resulted in
degraded performance at frequencies above and below 12080 MHz. Its gain
and noise figure response are shown in Figure 2-2. The noise figure
shown is the total downconverter noise figure with the mixer and IF
amplifier at the FET module output.
Because of this preliminary design, the prototype FET module's charac-
teristics are less than optimum. Due to time limitations. an  improved
FET module design presently in development was not included in the pro-
totype. This new design will yield a passband response with a nominal
gain of +20 dB ±0.25 dB and a nominal noise figure below 4.0 dB across
the entire frequency band from 11.7 GHz to 12.2 CHz. This will be
achieved by supplying internal isolators to the FET module to result in
better interstage matching and low sensitivity to output load mismatches.
Since this unit is intended for use in the future downconverter units.
the following discussion will pertain to the FET module with the
internal isolators.
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Figure 2-3 shows the low noise FET amplifier module (LNA) and is a
three stage FET amplifier with bandpass filter and two internal isola-
tors. The first isolator, between the second and third amplifier stag
minimizes interstage mismatch effects and allows independent amplifier
tuning. The second isolator results in a bandpass response which is
insensitive to load mismatches. All internal modules are constructed
using thin film MIC technology on alumina or garnet substrates. T]
LNA is a self contained, hermetically sealed unit which will achieve
reliable performance over the extremes of its outdoor environment.
Each component in the LNA has its own carrier to facilitate assembly
and test of the individual modules. The carriers for the amplifier
stages and filter are Kovar to match the expansion coefficient of the
alumina substrates. The MIC isolators use molybdenum carriers to match
garnet expansion and because of molybdenum's anti-magnetic characteristic.
All carriers are soft-gold plated, and all substrates are gold sputtered.
All assembly is done with fluxless gold alloy soldering and all connec-
tions are gold wire or gold ribbon.
The MIC filter is etched from a chromium/gold metallized alumina sub-
strate using standard photolithographic techniques. The substrate is
then soldered to its Kovar carrier using gold/tin alloy solder at 2800C.
The amplifier substrates are alumina metallized with tantalum nitride/
molybdenum/gold. The tantatum nitride is used as thin film resistors
for the FET bias circuits. The circuits are defined and etched with
standard techniques, except they must be etched a second time to define
the resistor patterns. The substrates are then heat-treated above
4500C to stabilize the tantalum nitride resistors. 	 D.C. blocking
capacitors are soldered to the substrate at 400 0C using gold/silicon alloy
solder. The substrates and RF bypass capacitors are next soldered
to the Kovar carriers using gold/germanium alloy solder. Circuit
2-5
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interconnects are now bonded before the FET is installed to prevent
damage to the FET. The final assembly step is to attach the FET and
source bypass capacitors to the carrier using gold/tin alloy. The FET
is then finally wire bonded into the finished circuit. The single stage
modules are placed in test fixtures and tuned for best noise figure.
The MIC isolators are etched from chromium/gold metallized calcium
vanElium garnet substrates. A 50 ohm chip resistor is soldered to the
garnet substrate using gold/germanium alloy and this assembly is then
soldered to a molybdenum carrier using gold/tin solder. The final
assembly step is the connection of the ground pad on the garnet substrate
to the carrier. This is accomplished with a wide gold ribbon that is
gap-welded to the substrate and carrier. The completed isolator is
installed in a test fixture and the appropriate samarium-cobalt biasing
magnets are selected. The magnets are attached using a low-loss epoxy.
The individual components are then mounted in the LNA housing using
0-80 screws. The housing is aluminum with nickel and gold plating.
Hermetic RF and DC feed throughs are soldered in the housing using lead/
tin/silver solder. The modules are interconnected, and connected to
the housing connectors, with gold ribbon that is gap-welded. The hous-
ing is hermetically sealed using moisture resistant film adhesive in a
nitrogen atmosphere after a two hour bake-out.
The inclusion of the internal isolators to the FET module assembly will
not increase the cost of this assembly. Though these extra components
will increase the parts cost, their use will relax the tuning and test-
ing constraints on the individual FET amplifier stages and on the com-
plete assembly. Thus, labor costs are expected to decrease to offset
the added parts cost.
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2.3 MIXER SUBASSEMBLY
The mixer is a branchline coupled balanced mixer etched on 0.38 mm
(0.015 in.) thick Duroid substrate material. This subassembly is shown
in Figure 2-4. The mixer diodes are high cutoff frequency silicon
Schottky beam lead diodes specifically designed for the X-Band use. The
mixer design consists of a 900 , 3 dB hybrid junction (labeled a), quarter
t
wavelengtA shorted stubs (labeled b), quarter wavelength open circuited
stubs (labeled c), and two beam lead mixer diodes bridging the two cir-
cuit gaps at d. The 900-hybrid affords a good match at the LO and RF
ports and is a two section junction to achieve wide bandwidth performance.
The shorted quarter wavelength stubs provide d.c. return for the mixer
diodes and appear as an RF choke for the 12 GHz signal. The open circuited
quarter wavelength stubs reject the RF signals at the IF output port. The
typical conversion loss of this mixer as a function of RF frequency with
an LO at 10.75 GHz is 6 dB t0.5 dB at 11.7 to 12.2 GHz.
2.4 C171M LOCAL OSCILLATOR SUBASSEMBLY
The local oscillator is a cavity stabilized Gunn diode oscillator opera-
ting at 10.75 Ctlz +4 MNz with a nominal output power of 30 mw. The
stability of the oscillator is specified over the temperature range of
-350C to +500C. The Gunn diode is mounted on a copper heat sink with
bias supplied through a 0.33 mm diameter hole in the base plate. The
cavity housing is made of aluminum whereas the tuning post is made of
invar. This oscillator is a re-entrant coaxial cavity Gunn oscillator.
The cavities radius is large compared to the cavity length and the oscil-
lator operates in a radial transmission line mode similar to the TMO10
mode of a circular cavity. The oscillator assembly is shown in
Figure 2-5. This combination of materials, used in the oscillator
housing, with their different coefficients of thermal expansion, interact
so as to provide a temperature compensation mechanism cancelling the
diode's inherent tendency to shift in frequency response over temperature.
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Figure 2-6 shows the nominal oscillator output frequency and power as
a function of temperature. As the figure shows, frequency stability is
less than +4 MHz over -35 to +500C. The power supplied to the oscillator
is nominally 160 ma from the negative voltage regulated supply.
k	 2.5 IF AMPLIFIER SUBASSEMBLY
The IF Amplifier is a four stage bipolar transistor amplifier with a
nominal 42 dB gain and 4.0 dB noise figure over the IF frequency range
of 950 to 1450 MHz. The amplifier input is from the mixer IF output,
and the amplifier output is connected to the output type "F" connector J2.
The IF amplifier schematic is shown in Figure 2-7 and the assembly is
shown in Figure 2-8. Each amplifier consists of microstrip input and
output matching stages and do biasing network.
Figure 2-9 shows the amplifier noise figure and gain response over
temperature from -350(: to +50oC. As the figure shows, variation over
temperature is less than ±0.5 for each parameter. The power supplied to
this unit is +12 volts at 160 ma.
2.6 POWER SUPPLY SUBASSEMBLY
The power supply subassembly regulates the input unregulated #20 volts to
supply +12 volts, +6 volts, and -1.5 volts for the other outdoor unit sub-
assemblies. The unregulated voltage input from J1 is first filtered for
EMI/RFI before entering the outdoor unit interior and sent to the power
supply board. The power sup;' ,, schematic is shown in Figure 2-10 and the
assembly is shown in Figure 2-11.
1
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2.7 TEST AND EVALUATION
For maintaining reliable performance on a production basis and to facili-
tate _ase of field and laboratory repair, the subassemblies comprising
the outdoor unit must be interchangeable. To minimize required system
testing and to minimize fault location time, each subassembl y will be
tested and align-d. Their performance parameters must fall within spec-
ified tolerances to pass Go/No Co functional tests.
For the five	 af.semblies in the outdoor unit, the functional tests with
specified tolerances are listed in Table 2-1. These tests are designed
to reject the out of specification units. In order to save cost, only
essent + 3i testing relevant to the key performance parameters is carried
out. The rejected units will be inspected at a control point to determine
whether a specific unit will be reworked or scrapped. The accepted sub-
assemblies will be integrated in the chassis to for^ 3 complete outdoor
unit. The complete unit will be tested in terms of noise figure, IF
bandwidth, gain ripple, RF to IF gain, image rejection, and input VSWR
following the test procedure in Appendix B. These tests can be automated
by a special console designed specifically for these tests.
The estimated time to complete the final test of the complete outdoor
unit chassis assembly is 0.5 Hour per unit for 1000 unit production.
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TABLE 2-1
OUTDOOR UNI1 SUBASSEMBLY FUNCTIONAL TESTS
Accept ance SpecificationSubassembly	 rest
FF.T Amplifier Noise figure
and IM,
gain
3 dB	 Itandwidth
Gain ripple
Input	 return	 loss
Output	 return	 loss
DC power	 input
Mixer Conversion loss
RF return	 loss
1-0 return	 less
1F return	 loss
Gunn Local Operating	 frequency
0sciIlator
Output power
Output	 return	 Ioss
DC Power	 input
IF Post ga in
Amplifier
3 dB B.Indwidth
Gain	 ripple
Output	 impedance
Output	 return	 loss
DC Power	 input
Power Supply Maximum ('utput
Board current	 at:
+12 V
-12 V
+6 v
<3.6 dH, 11.7-12.2 C.Hz
`19,5 dB, 11.7-12.: (:It-.
11.5 to 12.4 GM,- minimum
, 40.25 d1t, 11.7-12.2 GIU!
10 d1t
, 10 dB
<80 ma at b vol t
h.5 d8, 11.7-12.2 GHz RF input
, 10 dB
'10 dB
' lO
	
It
10.75 (;Hz 1 4,0 MHz
). 20  mt:
> 10 dB
X 180 ma, Ilia-, voltage is between
-h and -12 1• dependent on t:unn
diode.
'- 3Q dB, 11.7-1'.: t:Hz
900- 1500 `iHz minimum
0.5 dB, 950-1450 %91-
75
,-15 .11t
X180 m., at 12 volts
180 m.1
180 ma
80 ma
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TABLE 2-1
OUTDOOR UN11 SUBASSEMBLY FUNCTIONAL TESTS
Subassembly I	 Test	 I	 Acceptance Specification
FET Amplifier Noise figure <3.6 dB.	 11.7-12.2 GHz
and BFP
Gain >19.5 dB,	 11.7-12.2 GHz
3 dB Bandwidth 11.5 to 12.4 GHz minimum
Gain ripple
i
-*_0.25 dB,	 11.7-12.2 GHz
i	
Input return loss 110 dB
Output return loss `10 dB 
DC Power input I <80 ma at 6 volts
*fixer ;	 Conversion loss 0.5 dB,	 11.7-12.2 GHz RF input
hF return loss j`10 dB
LO return loss
I
10 dB
1F return loss 10 dB
Gunn Loral operating frequency 10.75 GHz !4.0 Miz
Oscillator
Output power
i
0 mW
Output return loss 10 dB
DC Power input -1K0 m.1,	 Has voltage is between
-h and -12 V dependent on Gunn
diode.
IF Post
i
Gain 1	 39	 dB.	 11.7-12.2	 Cliz
Amplifier
i dB Bandwidth 400-1500 Mz minimum
Gain ripple
i
•-°0.5 dB.	 950-1450 MHz
Output impedance
i
75^.
Output return loss 15 dB
^I
DC Power input i-180 ma at 12 volts
Power Supply
I	
Maximum output
Board current at: I
+12 V i180 ma
-12 V 180 ma
+6V i80ma
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3.0 INDOOR DEMODULATOR UNIT DESCRIPTION AND PERFORMANCE
3.1 GENERAL
The Indoor Demodulator Unit receives the downconverted RF signal from
the Outdoor Downconverter Unit and demodulates the received signal at
the selected channel to provide video and audio signals at their approp-
riate rear panel connectors. The input RF signal at J1 is between 950 to
1450 MHz and at a power level between -25 dBm to -55 dBm.
The assembly drawing for the indoor unit is shown in Figure 3-1. All
RF and power connectors are located on the rear panel and the front
ranel contains the power on switch, channel select switches, and signal
strength meter. The right side panel also contains two access holes
to the potentiometers used to adjust the video and audio levels.
The rear panel connectors provide interfacing for all RF and power sig-
nals. J1 is the "F" type RF receptacle for the coaxial cable carrying
the downconverted signal from the outdoor to indoor unit. J2 is the
"F" type connector for the demodulated video output. The video output
is designed for 7512 transmission. TB1 is the terminal strip for the
audio output connections and AGC level connections. The audio output
impedance is 600 2 balanced. The AGC level output is a do voltage
level that is indicative of the RF power level received by the outdoor
unit. J3 is the output connector for mating with the power cable and
is the output port which supplies the unregulated ±20 volts to the out-
door unit as well as the signal strength level. J4 is the AC power
line input. The AC input is nominally 115V, 60 Hz, single phase, with
a maximum power consumption of 25W.
The indoor unit assembly consists of the following internal subassemblies.
the UHF microstrip tuner subassembly, the IF amplifiiier subassembly,
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Figure 3-1B	 Indoor unit assembly.
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the demodulator and sampler subassembly, the signal processor subassem-
bly, the pushbutton assembly, and the channel select logic/power supply
subassembly. The interconnection diagram between these subassemblies
and the chassis mounted hardware in the indoor unit is shown in Figure 3-2.
The description and performance of each of these subassemblies is pre-
sented individually.
Each board has a plug in connector and readily accessible test points
to facilitate test and alignment of each board prior to final assembly
of the indoor unit. Individual. board testing will minimize trouble-
shooting time. Individual test fixtures will be used for each board.
3.2 UHF TUNER SUBASSEMBLY
3.2.1 Functional Description
The UHF tuner converts, filters and amplifies the signal obtained from
the output of the outdoor downconverter unit. It gives frequency trans-
lation of 950-1450 MHz to the IF frequency of 300 MHz. The UHF tuner's
assembly drawing and schematic are shown in Figures 3-3 and 3-4 respec-
tively. The assembly consists of a printed microstrip board bonded
to the backing plate with a conductive epoxy. The circuit components
are assembled on the circuit side of the board and a metal can covers
the top side of the circuits, thus yielding three shielded compartments
for the least possible RF leakage.
Within the three compartments, the first section consists of a single
stage RF amplifier followed by a voltage tuned bandpass filter and an
attenuator. The second section contains a varactor tuned transistor
oscillator which tunes from 1250 MHz to 1750 MHz, a double balanced
mixer and a low pass filter which attenuates frequencies above the operat-
ing band of VCO. The third and last section consists of an IF amplifier
and a five pole 300 MHz bandpass filter with a 30 MHz bandwidth.
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Figure 3-3A	 VHF tuner, assembly.
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Figure 3-38	 U11F tuner, assembly.
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The RF input to the indoor unit, with a nominal level of -25 to -•55 (IBM.
is directed to connector JI. the RF amplifier input on the VIIF microstrip
	 d'
tuner. The RF signal achir es a nominal In ciR Fain and it applied to
the voltage tuned filter. This filter has a nominal bandwidth of 200
M117. a nominal insertion loss of 4.5 dB and is controlled by the channel
select circuitry. This filter is tuned to the proper frequency b y the
channel select circuitry. The tunable EFF is required to reject those
video channels which may interfere with the selected channel to generate 	 10 1
an extraneous output at the 301 vHz IF frequency. The output of the
filter is buffered by an attenuator preceding the RF port of the mixer.
Figure 3-5 shows the RF input (.11) to RF section output (TP1) as a
function of tuning voltage applied to the varaLtor trued bandpass filter.
The LO/Mixer section of the UHF t1inor converts the RF inpW to the mixer
to an IF signal centered at 300 Mllz. The local oscillator for the mixer
is a varaclor tuned transistor oscillator with the frequenc y of oscil-
lation controlled by the channel select circuitr y . A sample of the
VCO output is coupled to an elliptical low pass filter, the output of
w ►iich is directed to connector J2. This output sample is used by the
tuner control s ystem and a sharp attenuation skirt above 1740 Mllz is
necessar y for proper tuner control. The tuning control s y stem will
be dfscribed with the Channel Select Logic subassembl y . The typical
VCO output at the mixer as a function to the VCO varactor tuning voltage
is shown in Figure 3-6 along with the output of the elliptical filter
at J2.
The downconverted IF signal at the IF port of the mixer is amplified
with a nominal 13 dB gain and passes through the IF handpass filter.
This filter is a five pole microstrip filter at 300 Mllz which establishes
the receiver noise bandwidth at 30 MHz. The nominal microstrip IF response
(TP2 to J3) is shown in Figure 3-7.
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Figure 3-3	 CHF tuner, tunable BPF response. J1 to
TP1 as a function of tuning voltage.
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3.2.2 Alignment and Test
-
The 1111F tuner must pass an alignment and test procedure prior to the
final indoor unit assembly. To facilitate alignment and test, the tuner
will he installed in a test fixture allowing efficient interfacing with
the test equipment which will include frequencv,  and voltage sources
and waveform and voltage monitors. Tile onl y alignment necessary is
the adjustment of the IF handpass filter response. All other tests
will involve monitoring the signal levels and VSWRs at all ports to
verify proper operation. Signal injection and monitoriog, will he by
connectors .11. 32, and J3 or b y snap down RF probes rr Till or TP?.
The IF handpass filter is aligned b y injecting a signal at TP2 and adjust-
ing the five variable capacitors Ill 	 bandpass filter. The injected
signal will be a swept frequenc y signal from 200 to 4n o ptliz at a power
level of -30 dlim. The IF filter output at J3 will he monitored oil
spectrinn analyzer. By adjustment of the variable capacitors the test
technician will center the IF response at 300 Mliz and will obtain a
nominal 3 dB bandwidth of 30 MHz.	 With the IF amplifier preceding
the IF filter providing a nominal +12 kill train, and with the nominal
insertion loss of the IF filter at h dB, the test technician will mea-
sure a nominal +6 dB gain from TP? to J1.
There are no other adjustments necessar y with the rest of the t,iner,
but the tuner must pass a series of Go/No Go functional tests. The
RF section is tested b y applying to pert .11 a frequency signal varying
from 900 to 1500 MHz at a power level of -35 dBm and the RF section
output at Til l is monitored on a spectrum anal yze:. The test technician
will verif y that the handpass filter tunes from O50 Mllz to 1450 M11z.
with a nominal bandwidth of 200 Mllz, ns the tuning voltage is varied
from 0 to +11 volts. The amplifier preceding the filter provides a
nominal +10 dB gain and the insertion loss of the filter is nominally
3-14
t
4.5 dB. With the additional 3 dB loss in the output resistive Pad,
the nominal gain from RF in put at ,11 to RF output at TPI is +2.5 dB.
The LO/Mixer section of the 1 111E tuner must also pass a series of tests.
The VCO is swept from 1200 MHz to 1800 MHz by swooping the tuning voltage
from -Q volts to +10 volts. The elliptical lowpass filter output at
J2 is monitored on a SPectrum anal yzer. The test technician will verify
that the power level is -22 dBm *-2 dB for frequencies below 1720 t •i<iz and
is less than -35 dBm for frequencies greater r ,ran 1760 1M11z. The titter
response is mucl; more dependent oil 	 dielectric constant of the teflon
fiberglass hoard than on etching tolerances. To obtain the proper
r e sponse. the dielectric constant is Specified to be 2.45 +0.04. AS
the VCO is Swept. the mixer performance is evaluated by monitoring the
mixer IF output at TP2. An RF 	 is connected to .11 and it s, frenuenev
sweep is made to tract: the VCO output at .i2 So that there %,i11 appear
a constant frequenc y of 300 MHz at the mixer output nt TP:'. Rv noting
the RF and IF power levels the converion loss of the mixer. as obr,crved
over the Swept frequenc y inputs, must he verified to he less than 8 .iii.
As the final test the RF input and IF out Put of the Ulll' tuner are veri-
fied to have VSh'Rs less than 1.43 (return loss greater than 15 M).
3.3 INDOOR IF AMPLIFIER SPRASSEMR'N
3.3.1	 Functional Description
The IF Amplifier Subassembl y receives the IF signal from the microstrip
tuner and amplifies it to the proper level for use in the Ilemodulator-
board. The IF amplifier subassembl y consists of two shielded stages
of amplification, the first stage of which is used for the ACC function.
The schematic of the IF amplifier is shown in Figure 1-8 and the assom-
hiv is shown in Figure 1 - 0 . Rv varving the hi as voltage to the first
IF amplitier stage. gain control is achieved.
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Figure 3-9A	 Indoor IF amplifier, assembly.
j3
Figure 3-9B	 Indoor IF amplifier, assembly.
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Figure 3-10 shows the gain of the IF amplifier subassembl y as a func-
tion of ACC voltage. As can be seen, ACC action is achieved over a
30 dB range.
3.3.2 Test
The indoor IF amplifier subassembly has no alignment required and is
tested to verify proper ACC operation. With an input signal at 300
MHz, the test technician will verif y that the power gain is greater
than 50 dB and that the 1 do gain compression point occurs at an output
power level greater than 0 dBm. The AGC voltage will be varied to verify
that greater than 25 dB of gain control can be obtained. These tests
will consume a minimal of time.
3.4 SIGNAL PROCESSOR SUBASSFMBLY
3.4.1 Functional Description
The signal processor board separates the demodulated video information
from thr unprocessed audio signal. processes the video and audio signals,
and provides a 1.0 volt p-p adjustable video output signal and a 0 dBm
adjustable audio output signal. The schematic for the signal proces-
sor board is shown in Figure 3-11 and the assembl y is shown in Figure
1.	 composite video signal input is applied to a 6 dB 75Q resistive
power splitter, Rl. R2. R5. This splitter performs two functions.
It applies the video and audio signals to their respective filter net-
works and insures proper impedance loading to these filters.
The video signal is first passed through a 5.14 M}Iz band reject filter
which is used to attenuate the audio subcarrier while passing the demodu-
lated v ideo information. This network provides a nominal 30 dB of attenu-
ation at 5.14 MHz but has negligible attenration at the video frequency.
3-18
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Figure 3-10	 Indoor IF amplifier, ACC response.
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This network is necessary due to the audio sub-carrier frequency being
only 940 K1lz above the video base hand frequency. Without it, the video
signal to noise ratio would be degraded and visual picture distortion
would occur. The output of the 5.14 MHz reject filter is connected
to the input of the video low pass filter. This filter has a phase
equalization network which serves to linearize the phase response of
the low pass filter. The low pass filter accomplishes several important
functions. First, it sets the received video bandwidth for computing
the theoretical signal-to-noise ratio of the received video signal.
Second, the low pass filter provides an additional 12 dB attPnuation
to the audio subcarrier signal that is in the composite video signal.
The output of the low pass filter is connected to a four transistor
video amplifier through a potentiometer, R22, which controls the video
level. This amplifier has approximately 30 dB gain over the complete
video spectral range. Included in the amplifier are three select-in-
test capacitors that are used to optimize the frequency response and
stabilize the amplifier from ringing. This amplifier drives a buffer
amplifier consisting of three bipolar transistors and two junction FFTs.
The buffer amplifier has a 75f out put impedance and unity gain and a
stable do bias over temperature.
Also included in the video circuitry is a sync separator circuit, a sync
pulse amplifier and a video clamping circuit. The sync separator, Q11
and Q12, removes the video sync pulses from the video signal. The sync
pulses are then amplified b y
 013, 014 and 015 and fed to the clamning
diodes, CR1 through CR4, which clamps the video signal to ground during,
sync time. This clamping action forces a charge on the video coupling
capacitor connected to the input of the video output buffer stage such
that do restoration is obtained at the video signal. In addition this
clamping action removes the 30 liz energy dispersal signal normally pre-
sent in the satellite system.
3-22
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The 30 llz energy dispersal signal is a triangular waveform applied to
the modulated 12 GHz signal at the earth transmit terminal prior to
relay by the satellite. The energy dispersal function typically modu-
lates the RF carrier at less than 10% of the maximum deviation of the
carrier by the video signal. This action spreads the power content of
the RF carrier over a broader frequency spectrum so as to minimize any
adverse interference with other terrestrial communications links. At
the receiver, the energy dispersal action results in a demodulated video
signal with a sync pulse voltage reference level that follows a triangu-
lar waveshape at the frame rate period. The clamping circuit detects
the presence of the s ync pulses in the video waveform and restores the
sync pulse reference level to zero volts. These waveforms are shown in
Figure 3-13. The clampling action not only rejects the 30 11% triangu-
lar waveshape due to the RF transmitter energy dispersal, but also
removes 60 li z and harmonic ripple that may be added to the video
signal due to ripple on the power supply lines. The clamping action
will occur regardless of whether or not energy dispersal is present on
the transmitted RF signal.
The audio signal processing begins by separatin p, the video signal from
the audio subcarr'.er through the 5.14 MHz band pass filter, T1, at the
input to the signal processor board. The audio subcarrier is applied
to an integrated circuit. Ul, used for FM demodulation. The integrated
circuit includes an IF' amplifier, limiter. quadrature detector, and
audio preamplifier. Thin circuit has a wide dynamic range and low audio
distortion. T vie output of the demodulator is passed through an audio
level control. R7. a 75 ;,s de-emphasis network consisting of R1? b C26,
and into a wideband low distortion bridge amplifier, U2. This amplifier
uses a pair of operational amplifiers with a large feedback ratio to
minimize audio distortion while simultanenusly obtaining wide audio
response. The output impedance of this bridge amplifier is 60052, and
is capable of driving loads lower than 600SI if necessary.
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transmitter.
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3.4.2 Alignment and Test
The signal processor board requires proper alignment for satisfactory
video and audio performance. The board has convenient test points and
plug in wire Jumpers to facilitate test signal injection and monitoring.
A test fixture will he designed to simplify all interfacing with the
hoard during test and alignment and to minimize the required test time.
The video and audio nlipnment procedure is as follows:
VIDEO ALICNMENT
With +12 volts applied
to the com posite video
hand reject filter and
he loaded with 7552 as
Adjust C56 to minimize
hack in the jumper wi r,
to the hoard, input a 1 V r- p 5.14 MNz signal
input, and unplug the jumper, W1 . between the
the video low pass filter. This filter must
seen looking into video low pass for adjustment.
the signal amplitude (less than 30 m%'	 ),	 p1uF
r- r
L, . Disconnect the 5.14 Mllz signal.
Using an NTSC 147 video generator, input a 1 V r- r video combination
test signal at the video input. Unplug, the jumper. W2. at the output
of the video low pass filter and monitor the video filter output on
an NTSC vector scope and a waveform monitor with R22 turned fully clock-
wise. Set the adjustments on 1.1 thru 1.8 to midrange. Adjust L4, L5.
and L6 for the flatest response on the waveform monitor to a multiburst
signal. Some interaction ma y occur in the turning of the inductors.
necessitating alternating between the adjustments until an optiminn response
iR obtained.
Now switch the video signal to the composite test signal with the 12.ST
pulse and measure the chrominance to luminance dela y inequality. Tnduc-
tors L7. LR, 1.1. 1.2. and L3 are now ndjusted to minimize the chrominance
to luminance delay. Some interaction between inductors may occur neces-
sitating several iterations until optimum results are obtained. At
3-25
this point the video generator shnuld be switched hack to multiburst
and the frequency response rechecked. If readjustment is necessary
the phase linearit y should also he rechecked.
Re-insto l . the Jumper, W2, between the video level control and the input
to the video amplifier and disconnect the composite signal input.
	 install
ttie j:miper between the non-invert i ng out rot of the vi deo amp  if for and
the buffer amplifier input. R36 is adjusted until a reading of 0 VDC
is obtained on the collector of Q4. R45 is adjusted for zero volts
DC at the video output. With the composite signal input to the board
the video output sign.il is observed on the video monitor. The capacitor
C41 is selected for optimum frequency re-;ponce and plugged into its
appropriate Sockets.
This completes the adjustment of the non-invertinz port inn of the video
amplifier. To optimize the invertinc , output of the video amplifier
the input video signal is inverted. i:emove the jumper wire between
the non-inverting output and the buffer amplifier input and install
a jimiper between the inverting output and the buffer input. Capacitor
C39 can now he optimized for hest frequencv response in the inverting•
mode .
While observing the v ideo output on the monitor, capacitor C39 can he
selected to provide minimum w inging at the har of the video signal.
At this point only the clamp circuit needs to be tested to verify proper
operation. With energy dispersal applied to the input composite signal,
place a jumper wire from TP6 to TP7 and observe that the video output
becomes unclamped. Jumpering TP6 and TP7 effectivel y disengages the
clamping circuit b y disahlinp Q12, Q13, (114 and Q15. The video wave-
shape then observe! on the video monitor will follow a 30 Hz triangular
wavvshape. With TP6 and TP7 disconnected, the clamping circuit will he
H
engaged and the video signal siVnal will be observed to acquire do
3-26
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restoration. This completes the test and alignment of the video section
of the signal processor board.
AUDIO ALIGNMENT
With the +12 volts power on at the signal processor board, apply a 5.14 MHz
signal to the composite video input. This signal should be 150 mV p-p
and be FM modulated with a 1 KHz tone with +60 KHz deviation. With
a high frequency scope probe connected to TPI, adjust both T1 adjustments
for maximum amplitude and signal centered in its filter response. Now,
decrease the input signal to 15 mV p-p and connect an RMS voltmeter
(60052) to the audio output. Adjust T2 for maximum audio output. decreas-
ing R7 to ensure that the audio output is not clipping due to overdrive.
The audio signal must undergo pre-emphasis before modulating the audio
carrier. The audio output level from the signal processor board should
be flat within +2 dB over the frequency region.
This completes the video and audio alignment of the signal processor
board. This simplified alignment procedure will result in a video and
audio performance within the present specifications. However, with
a more involved test and alignment procedure this circuit is capable
of meeting the more stringent CATV standards per EIA standard RS-250.
3.5 DEMODULATOR SUBASSEMBLY
3.5.1 Functional Description
The demodulator board actually contains three separate functions, the
phase lock loop demodulator, the AGC circuit, and the sampler circuit.
The functional description of these circuits is presented here. The
schematic and assembly drawing are shown in Figures 3-14 and 3-15.
5
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The IF input to the demodulator board at J3 is directed both to the
AGC detector diodes and through a 6 dB pad to the phase detector. This
input level is nominally -6 dBm which is within the sensitivity range
of the AGC detectors and will enable proper ACC tracking in response
to IF power variations. It also is the correct level for the phase
detector to obtain the optimum phase lock loop gain.
The AGC circuit consists of the AGC detector and the AGC amplifier.
The detector, CR1 and CR2, consists of two low level zero bias Schottky
diodes which rectifies a sample of the input IF signal at J1. The recti-
fied level is compared to the adjusted threshold level at RI and drives
the high gain op-amp U1 and power amplifier Q3. The AGC output signal
at A6 is applied to the IF amplifier U1 on the IF Amplifier Board caus-
ing the IF gain to increase or decrease as required to drive the recti-
fied IF level towards the level of the threshold adjustment.
The IF input to the demodulator board is also directed through a 6 dB
pad to the phase lock loop (PLL) which demodulates the composite signal
from the incoming IF signal at 300 Mz. The input level is attenuated
by 6 dB to bring the power level within the range for proper phase lock
loop operation. The phase detector output is a phase error voltage
which is a function of the phase difference between the input IF signal
and the onboard 300 MHz VTO local oscillator.
The phase error output of the phase detector drives two loop amplifiers.
The low frequency loop amplifier is an operational amplifier, U2, with
a cut-off frequency at 100 Hz. The wide bandwidth video loop amplifier
Q4 and Q2 has its frequency response controlled by its input loop filter.
Tile output of the video loop amplifier is capacitively coupled to a
sumi,iing network with the low frequencv loop amplifier output.
This loop amplifier output voltage is the demodulated composite video
signal. It is also the error voltage applied to the 300 141z VTO to
3-31
sdrive the loop to the phase lock condition. This demodulated signal is
passed through the de-emphasis filter and then through output buffer
amplifier QS and Q6.
The sampler circuit on the demodulator board mixes the sample input
at J2 with the harmonic of a 40 MHz oscillator and sends out a sample
I
pulse whenever the UHF microstrip VCO sweeps past a 40 MHz harmonic.
	 I
The oscillator, at Q10, has its output tuning element at L8. The 40 MHz
oscillation is amplified by the power amplifier, Qll, whose output drives
the step recovery diode, CR6, to generate the 40 MHz comb spectrum.
The mixer output is amplified by the fast op amp U3. The sample pulses
are amplified by the pulse amplifier Q12, providing the proper level
to the channel select logic board.
The channel select logic controls the state of the "!TAI, OSC INHIBIT"
input. When low, this input acts to turn off the 300 MHz VTO and turn
on the 40 MHz oscillator. This state exists during the receiver tuning
mode of operation. When high, the hTAL oscillator is turned off and
the 300 MHz VTO is turned on. This condition exists during the demodu-
lation of the video and audio program.
3.5.2 Alienment and Test
The various controls of the demodulator board must be adjusted for opti-
mum performance. These adjustments are made during the board initial
test and alignment. The following is a description of the alignment
procedure for the various controls.
The test fixture will contain the necessar y interfaces as well as an
IF amplifier with ACC provision so that the ACC circuitry can be tested
in a closed loop operation. With +12 volts supplied to the Demodulator
board. a 300 MHz signal generator at -40 dRm power level is connected
to the IF amplifier which then feeds the demodulator input J1. The
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ACC voltage output is applied to the ACC terminal of the IF amplifier.
By adjustment of control Rl, the TF power level should be able to he
limited to the nominal level of -6 dBm. Vary the RF power between -50
and -30 dBm and observe a constant IF power level of -6 dBm. Next,
disconnect the RF signal generator and place a jumper across resistor
R25. Connect a voltmeter to TPI. The DC offset control R20 should
now be adjusted for 0 VDC on the voltmeter. Using a spectrum analyzer
and an RF pickup loop, the VTO output is monitored. Input Pin 3 XTAL
OSC INHIBIT is tied to +12 volts and R36 is adjusted to set the VTO
operating frequency at 300 MHz. Then with PIN 3 grounded, the RF pickup
loop is used to monitor the XTAi. oscillator output. L8 is adjusted
to peak up the oscillator output power. This Completes the proper align-
ment of the demodulator board.
These alignments are only preliminar y as all adjustments will have to
be re-optimized when the demodulator board is matched to its IF filter
and UHF tuner in the final indoor unit assembly.
3.6 CHANNEL SELECT LOGIC AND POIti'ER SUPPLY SUBASSEMBLY
3.6.1 Functional Description
The channel select logic and the power supply are on the same printed
circuit board. The schematic is shown in Figure 3-16 and the assembly
of the board is shown in Figure 3-17. These two board functions are
described individually.
The power supply converts the single phase 115 VAC voltage to +12V regu-
lated for the indoor unit power requirements and unregulated +20V for
the outdoor unit power requirements. The ac input line is filtered
by metal oxide varistors for equipment protection against failures caused
by transient voltage spikes. The varistor impedance changes from a
very high standby value to a ver y Icy,, conducting value when exposed
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to high energy voltage transients. Thus, with the fast varistor response
time (< -)0 nsec), the transient incoming voltage is changed to a Rafe
level.
The power transformers can he wired for 110V or 2201' AC operation.
The outputs of the voltage transformers are directed to the full wave
rectifying bridge whose output is the unregulated +20 volts. This volt-
age is directed through protection diodes to the unregulated voltage
output pins leading to the outdoor unit. The unregulated voltage is
also directed through the power supply filter capacitors and the +12
volts integrated circuit voltage regulators supplying power to the indoor
unit subassemblies.
The channel select logic performs the function of sensing the video
channel selected by the front panel switches and tuning the microstrip
tuner band pass filter and voltage controlled oscillator for reception
of the proper video channel. This tuning scheme uti l izes low cost CMO S
logic and eliminates the need for multiplexing the voltages from indivi-
duall y adjusted potentiometers for each channel. Because the tuning
method operates as a closed loop s ystem, continuousl y monitoring the
demodulated signal output, an automatic tuning voltage correction takes
place, compensating for an y offset frequencies and an y inherent temper-
ature drifts occuring atthe outdoor Conn locnl oscillator or at the
1 1 1 1 E microstrip VCO. This action ensures that the phase lock loop demod-
ulator operates at optimum condition, at all timeF.
The tuning action takes place by sweeping the UHF VCO and counting the
output pulses from the sample circuit on the demodulator board. When
a video channel is selected or at power turn on, a voltage transient
a	 tirggers a one shot whose output pulse resets the control logic. The
reset pulse is observed at TP6 and is t ypicall y 0.4 sec in duration.
long enough for any switch contact bounce to have settled. Miring reset
the digital channel code is loaded into the pulse count register of the
3-31
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pulse counter, U6. The channel code is such that selection of channel
one loads the number 12 in the pulse count register, ch..nrel two loads
the number 11, channel three loads 10, etc. This code accommodates the
sweep of the U11F microstrip VCO which is from 1750 M11z to 1250 Mliz.
During reset the DAC counters, U8, U9, and U10. are set to their start
state.
At the end of the reset pulse, the UHF VCO sweep mode begins. The fast
clock, U41) b C, with f = 4.0 Kllz, decrements the DAC counters. This
action causes the output of the DAC am p lifier, U12A, at TP11 to have a
ramp voltage going from +9 volts to zero. This ramp voltage is sent
through a voltage shaper 1 7 130, D whose output at TP12 acts to linearize
the sweep of the UHF VCO. A similar voltage shaper U13A, B is used to
derive the tuning voltage for the 1THF BPF. The adjustment of the two
pot ,^ntiometcrs R75, R89 will allow the BPF to track the VCO in unison.
In the sweep mode, the UHF VCO sweeps from 1750 "iiiz to 1150 MHz. The
low naGS filter VCO sample output at J2 of the mi cros-tri p board has
a steep cutoff at 1740 `illz. This provides a reference point for the
sweep so that VCO frequencies above 1740 MHz do not affect the tuning
circuitry. The VCO sample output is mixed with a harmonic of the 40 M)lz
oscillator on the Demodulator Board, resulting in a sample output pulse
from the Demodulator Board whenever the UHF VCO sweeps past a 40 MHz
harmonic. During this sweep mode 'rp 10 is low and the 300 !-illz VTO on
the Demodulator Board is turned off.
The sample pulse is received by the channel select logic and triggers
a one shot. The output pulse from the one shot is counted b y the pulse
counter U6. When the selected count has been reached, the proper video
channel selected has been received and TP10 Roes high. This turns off
the fast clock, turns off the 40 MHz crystal oscillator on the Demodu-
lator Board, turns on the 300 MHz VTO on the Demodulator Board, and
forces TP2 high so that the logic clock is disabled. If the channel
«;
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selected has video present, the s ync pulse input is detected and enables
the slow clock control by the comparators U3A, B and D. The 15.75 Kliz 	
1 n
active filter at the svnc pulse input ensures that only the s ync Pulse
presence enables the slow clock.
t i	 W.th the received video signal demodulated b y the phase lock loop demod-
ulator on the Demo,:ulator board, the DC phase detector error voltage
is a function of the frequency offsets occurring from the UHF VCD and
from the 10.75 (;Hz 1.0 in the outdoor downconverter. When the DC phase
error is greater than +0.05 volt TP2 goes low turning in the slow logic
clock, U4 A 6 C and TP4 goes low. This action decrements the voltage
applied to tune the t1}iF VCO and decreases the DC phase error. When
the error decreases to less than (1.(1(15 volt TP2 goes high and the logic
i a
clock goes off. This automatic nulling of the phase detector de error
ensures the optimum phase lock demodulator performance. Similar action
occurs wh.• n the phase detector do error is greater in magnitude than
-0.050 volts. This closed loop ;.using operation means that the local
oscillator in the outdoor downconveiter and in the microstrip tuner
can have relaxed tolerances on their output freauencies.
For the present application with the downconverter LO and RF frequenc,es
specified at 10.75 CH? and 12.08 Gliz. respectively, the GPlected chan-
nel for video reception is channel 10.
When the tuning condition occurs that the selected channel does not have
video present, TP2 is forced high and holds the clock off so that any
invalid do phase detector error does not activate the DAC counters.
A timing diagram showing the channel select logic action is shown in
Figure 3-19. The diagram is for the case that channel ten is selected
and video is present on channel 10.
The channel select logic hoard also contains a nonlinear amplifier which
adjusts the monitored IF AGC voltage level before driving the signal
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strength panel meter. The adjustment of two potentiometers allows proper
adjustment of the metering circuit for the operating AGC voltage range.
3.6.2 Alignment and Test
To evaluate the two board functions on each assembled Channel Select
Logic and Power Supply board, the board will be pl.iced in a test fixture
which will include a Demodulator board, a UHF tuner, an Indoor IF Amplifier
and a Signal Processor board to allow proper evaluation of the control
circuit functions.
The Power S;:pply is evaluated by inputting the ac line voltage to the
board and observing the voltage outputs. The voltage outputs are loaded
with fixed resistive loads which draw 150% more current than the nominal
power supply operating currents. The +12 volt outputs are loaded with
33,2. The unregulated ±20 volts outputs are loaded with IM-. The test
technician will verify that the ±12 outputs are within ±0.50 volts and
that the unregulated outputs are within 18 to 20 volts including voltage
ripple.
The evaluation of the channel select logic involves a specific sequence
of tests to verify proper operation of all the circuits on hoard. The
logic reset pulses at TP6 and 7 are monitored as the different channels
are selected by the channel select switches. The pulse durtion at TP7
is verified to be greater than 0,5 ms and the pulse duration at TP6
is verified to be 0.4 sec ±0.2 sec. At this time, it is also observed
that the logic clock output at TP1 is operating at a nominal 4.0 Kllz
race
The active filter output at TP5 is evaluated by applying the Sync Pulse
signal from the Signal Processor board. The Sync Pulse signal is derived
from the composite Video signal input to the Signal Processor board.
With the Composite Video signal "ON" the active filter will respond
F
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to the 15.75 KHz content of the Sync Pulse and a 15.75 KHz sine wave
at a level of 4.0 ±1.0 volts peak will appear at TP5. With the Compos-
ite Video signal "OFF" the Sync Pulse signal will be broa6band noise
and the output of the active filter at TP5 will be less than 0.5 volt
peak.
The UHF VCO voltage shaper is evaluated by inputting +12 V on all chan-
nel select switch inputs. This allows the DAC amplifier output, at TP11,
to produce a re petitive triangular wave shape varying from +9 volts to
0 volts. Three pots in the UHF VCO voltage shaper network are adjusted
while monitoring TP9, the sample pulse one-shot output, and TP12, the
voltage shaper output. R72 controls the nonlinearity factor in the
voltage sweep whereas R83 and R80 control the voltage shaper gain and
offset voltage.
When the VCO tune voltage is adjusted to sweep between +10 volts, the
UHF VCO will be sweeping between 1200 and 1800 At}lz. This will cause
the sample pulses from the Demodulator board to trigger pulses at TP9.
The nonlinearity of the tune voltage is adjusted to make the series
of pulses observed at TP9 to be equally spaced from each other. This
condition shows that the VCO sweep has been essentiall y
 linearized.
With the channel select switches engaged again, the channel tuning func-
tion of the logic board is evaluated. For this evaluation the RF input
to the UHF tuner consists of an RF carrier modulated by the composite
video test signal, with the RF carrier fregency selectable for each
of the twelve video channels. When a channel is selected, say channel
N, it is chserved that 13-N pulses appear at TP9. At the end of these
13-N pulses, TP10 goes high to +12 volts. That is, tho pulse counter
has timed ont. At this time the amplified do phase error from the Demod-
ulator board is engaged and observed at TP3. With TP10 going high the
fast clock turns off, and the slow clock is engaged to null out the
do phase error and drive rile voltage level at TP3 to a nominal +6 volts.
As the RF carrier to the UHF tuner is var_ed, the voltage at TP3 will
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change. When this voltage becomes less than 5 volts or greater than
7 volts the slow clock is engaged, driving the voltage back to 6 volts.
Now, with the video modulation turned "OFF", TP2 is observed to go to
+12 V, disengaging the slow clock.
The voltage shaper supplying the L1HF BPF tune voltage is next adjusted
to allow the BPF to track the UHF VCO in frequencv. For this alignment,
a wideband noise signal is applied to the UIIF tuner RF input. J1, and
the U11F tuner at TPl is monitored on a spectrum analyzer. In the volt-
age shaper network R75 controls the voltage nontinearit y and R89 controls
the voltage shaper gain. For a voltage sweep adjusted for 0 to +11
volts, the voltage nonlinearity is adjusted to give a BPF response,
as observed on the spectrum analyzer, which is centered at the correct
frequency for each video channel selected.
With all the above alignment and test procedures completed, there remains
the evaluation of the ACC metering circuits. This is evaluated b y vary-
ing thA IF power input to the IF amplifier board. The closed loop AGC;
action through the ACC amplifier on the Demodulator board will drive
the ACC voltage applied to U1 on the IF amplifier board to the level
necessar y
 to maintain a constant IF power input to the Demodulator board.
By adjustment of R48 and R51 on the Logic board the AGC voltage will
drive the Signal Strength meter indication to a level representative
of the IF amplifier input power.
With R48 turned full y counterclockwise, R51 is adjusted to give a full
scale meter deflection. Then with the IF amplifier input power at a
level off' -55 dBm R43 is adjusted to give a minim= meter deflection.
Finally, with the IF amplifier input at -30 dBm, R51 is adjusted to
give a full scale meter deflection. In the assembled receiver the meter
`	 deflection is indicative of the RF power received at the outdoor unit
waveguide input.
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tPresently, on the Logic board, three potentiometers are used for adjust-
{	 ment of the UHF VCO tuning voltage and two potentiometers are used for
adjustment of the UHF BPF tuning voltage. It is felt that during produc-
tion these five potentiometers may possibly be replaced by fixed resistors
as it is projected that the required tuning voltage for the VCO and
BPF will be quite similar for each UHF tuner board on a unit to unit
basis.
The channel select tuning operation is flexible enough so as not to
require ideal linear tuning of the VCO and BPF. However, the potenti-
ometers are included to provide an additional alignment flexibility
until the UHF tuner performance h-s been evaluated over a number of
receivers assembled.
3.7 ASSEMBLED INDOOR 1TNIT ALTCNMENT AND TEST
The final indoor unit alignment and test will be accomplished with the
circuit boards assembled into the deliverable chassis. With each board
aligned and tested prior to final assembly, the final alignment will
require a m;nimal of time a.id the final test will follow the acceptance
test listed in Appendix B.
The final alignment will require optimization of the controls on the
Demodulator board and the Channel Select Logic and Power Supply board.
The AGC level control and the phase lock loop controls on the Demodulator
board must be adjusted to accommodate the particular UHF tuner and IF
Amplifier subassemblies used in the final assembl y . Optimization of
these controls will ensure optimum phase loci: loop performance and will
result in an onset of perceptible impulse noise in the video picture
at a carrier to noise ratio below 9 dB. The metering circuit on the
Logic board must be reoptimized to accommodate the particular IF ampli-
fier subassembly installed in the final receiver. The alignment proce-
t
E
	
dure for the metering circuit follows that for the initial board
11
3-44
alignment. Alignment of the voltage shapers for the UHF VCO and the UHF
BPF is not expected to be repeated in the final assembly due to tho
expected repeatable performance to be obtained from the UIiF Tuner board
on a unit to unit basis.
The final test of the indoor unit will verify that all system perform-
ance factors are within specification. The acceptance test to be fol-
lowed is as listed in Appendix R and will verify the proper RF. video,
and audio response. The estimated time to complete the final test of
the complete indoor unit assembly is 0.6 l ours per unit for the IOOO
unit production lot.
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t4.0 PRODUCTION — MATERIAL COST BREAKDOWN FOR
LOTS OF 10, lnn AND 1000.
A detailed pricing analysis for this prototype receiver has been
conducted to determine the estimated cost for each receiver in production
quantities of 10, 100, and 1000 receivers. The most important cost con-
sideration in the receiver is the low noise CaAS FF.T amplifier. Hughes
has made a commitment to develop low cost 0.5 micron gate length FET
devices in production quantities. The production devices are unpackaged
chips with a nominal noise figure of 3.0 dB with a p 3ociated gain of 9.0 dB
at 12 (:Hz. The low noise amplifier includes three FF T amplifier stages
and a bandpass filter. The projected costs of the 11.7 - 12.2 GHz GaAs
FET amplifier is presented in Table 4-1.
TABLE 4-1
MAN1 1FACTURINC COSTS OF 11.7-12.2 CHz AMPLIFTFRS
FOP LOW COST FARTH TFRMINALS
FF.Ts (quanc.-3)
Materials & Total S
Year Quantity I	 S/Fach S/Sub-total Tabor S(2) per Ampl.(1)
in1978 185 555 743 1298
1981 in 50 15n 935 1.085
197P ion 126 378 358 736
1981 100 35 ln5 451 556
1978 loon 111 I	 331 2n9 542
1981 1000 30 9n 263 353
(1) Total cost includes Materials + Labor + Larcr Burden (1527).
Includes 3 FF.Ts, 3 amplifier stages and filter.
(2) Assumes 87 per vear inflation, 3 years.
i
I
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All costs for the receiver have been broken down for the mechanical and
electrical components for the subassemblies in the outdoor and the
indoor units. The electrical components include all resistors, capaci-
tors, transistors, integrated circuits, all other electronic components
and printed circuit board. The mechanical components include all chassis,
covers, cans shields, brackets, and all mounting hardware. The material
cost breakdown for the indoor and outdoor unit is presented in Table 4-2.
The pricing information shown in this table is representative of the pro-
totype receiver delivered at the end of this program. The electronic com-
ponent pricing is p rised on purchases in contract quantities or in economic
lot quantities for the loon unit contract. All mechanical parts are pur-
chased from outside vendors. Chassis covers, and cabinetry are purchased
from outside vendors alreadv formed, pierced, tapped, semi-assembled,
painted, and silk-screened. For the indoor unit, all mechanical parts are
either stamped sheet metal or injection molded plastic. For the outdoor
unit, the chassis are milled out for the 10 unit contract and casted in a
rubber-plaster mold for the lnn unit and Irmo unit contracts.
For the existing prototype the projected cost per unit is much higher
than desired for the lion lot quantities. This is because of the high
price for the GaAs FFT amplifier as well as a less than optimum prototype
design in terms of parts count and circuit function.
The FFT device cost can quite likely become a lower cost item with the
maturing technology. Though our projections are based on llughes current
GaAs FFT capability and on Hughes in-house development programs, signifi-
cant breakthroughs in the technology may resuat in significant price
reductions.
Several currentl y available GaAs FF.T devices are listed in Table 4-3. A
device such as the Plessev GAT-6 has a specified noise figure of 2.2 dR
at 12 GHz with associated device gain of 9.5 dB.
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41.56
111.00
87.72
59.16
118.75
117.03
57.8'_
s!. 1.
18.90
73.25
34.26(`
70.18
47.33
95.00
93.63
46.^,
459.90
15.00
58.60
34.26(1)
56.14
17.86
76.00
'4.4n
37.00
374.76
12.00
139.69
379.00(5)
1248.00
15.h3
29.78
10.08
189;.f.2
11:.75
95.84(4)
736.00
18.75
12.50
21.83
S. Oh
1006.73
89.40
55.81(3)
5»2.00
15.00
10.00
19.06
6.45
737.72
TABLE 4-2
PRODUCTION RECEIVER MATERIAL COST BREAKDOWN
FOR LOTS OF 10, 100 AND 1000
10 Pnits	 1	 100 Units 1 1000 Units
Indoor Unit
Chassis, Electrical
Chassis, Mechanical
Channel Select Logic and Power Suppl y Board
Signal Processor Board
Demodulator Board
Microstrip Tuner Board
IF Amplifier Board
Cables and Connectots
outdoor Unit
Chassis, Electrical
Chassis, Mechanical
FET Amplifier and BPF(6)
Mixer
Gunn L.O.
IF Amplifier Board
Power Suppl y Board
Total Material Cost
Prototype	 :157.56	 1+81.63	 1114.48
	
I
(1) Does not include $9.000.00 tooling for stamping dies.
(2) Does not include $9,000.00 tooling f,,t stamping
(3) Does not include $12,000 tooling cost for casting dies and injection molds.
(4) Does not include $5.650 tooling cost for casting dies and injection molds.
(5) All chassis tape machined.
(6) Total Cost per amplifier based on GaAs FET amplifier and BPF cost unit
projection for 1978.
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YTABLE 4-3
i
COMMFRCIALLY AVAILABLE LOW NOTSF. FETs
(NO%TMBF.R 20, 1978)
Manufacturer Device
2503
12 GHz
!poise Figure *
3.1	 dB
12 CHz
Assoc.	 Gain *
8.0 dB
(1-1n)
Cost
Dexcel S 65
N.F.C. 244r,O 3.3 dB 8.5	 dB 75
28800 3.0 dB 9.0 dB 125
Plessev CAT-5
I	
2.9	 dB ll.n	 dB ln5
GAT-6 2.2 dB 9.S dB 1f5
Varian VSO(-9305 2.8 dB 11.0 dB 95
*Manufacturers data for chip devices.
This device may make it feasible to relax our design parameters to result
In a much lower cost receiver (provided, of course, that the FFT device
significantly reduces in price). We ma y conceiveably eliminate the die
casted waveguide circulator and load and use a less expensive microstrip
isolator with a higher insertion loss without increasing the noise figure
above 4.0 dB. With the higher FF.T device gain, the noise figure require-
ments for the mixer and IF amplifier is much relaxed and ma y result in
savings in component cost and testing time. Assuming that a device sim-
ilar to the GAT-6 is available in 1981 at 530/unit in 1000 lot quantities,
we may expect to save 55n component cost b y use of the microstrop isolator
and the less critical mixer and IF amplifier components.
The prototype outdoor downconverter can also be further simplified and
reduced in size by the use of an integrated type of converter in one
mechanical housing. The isolator, GaAs FL•T amplifier, bandpass filter,
mixes' and local oscillator can all be combined as a fully integrated
microwave from end. The IF amplifier would remain the same as the
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present prototype which, though it is large in size, is very low in cost.
The integrated converter would take advantage of GaAs FET technology
developments not yet refined for practical application. The optimum	 4
integrated converter would use monolithic microwave analog IC concepts.
The GaAs monolithic microwave technology is a technological step in the
early developmental stage and can offer many advantages over the present
microwave integrated circuit (MIC) technology. The monolithic receiver
front end would have the circuit elements and active elements grown right
in the GaAs substrate. This monolithic approach would result in lumped
circuit elements due to the small sizes involved and would result in a
receiver front end which requires a minimum of hand labor to assemble or
tune. The expected size of this downconverter unit would be on the order
of 75 mm (W) x 150 mm (L) x 75 mm (H) including monolithic front end
waveguide adapter, power supply regulator, IF amplifier, and interface
connectors. This downconverter would be a more cost effective approach
when the quantity of receivers required is greater than 100,000 units.
This approach would use state of the art designs and would incur the
largest development costs, but would res.ilt in a lower receiver sale
price.
The prototype design can also be further refined to result in significant
material cost savings. Because the commercial customer such as the in-
house customer is not at all interested in the signal strength level,
the meter can be eliminated. Similarl y , a sim p ler switch such as a
properly coded thumbwheel switch can be used rather than the interlocked
bank of switches presently used. This change would al c c eliminate the
switch board along with much mechanical mounting hardware. Many other
changes are possible to use less expensive electronic devices by modify-
ing the various electronic circuits. The present design calls for many
discrete components on the tuning logic board, including CMOS countori,
op-amps, and many resistors. The parts count and assembly of this bL,aid
would be greatly improved if much of this circuit was integrated on a
single integrated circuit. The design of this I.C. would be justifiable
if the quantity of receivers required were greater than 100,000 writs
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It is reasonable to assume that with the design changes just discussed
the receiver cost can he lowered significantly and result in a price
much lower than $1,000. However, these developments are justified only
when the quantit y
 of receivers required exceeds 100,000 units.
The prototype design developed under the present cctitract is limited in
scope and is consistent with the quantity requirements of 1000 unit lots.
Many of the state of the art design approaches could not be taken advan-
tage of for the present requirements.
It must be emphasized that the intended use of th ,_ 12 ,11z satellite
receiver is for the commerical satellite system anticipated in the 1980's
which can create a market for over 1,000,000 units. With this is mind,
the integrated satellite receiver is the next developmental step which
must undergo dwelopment today.
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5.0 PRODUCTION — 7111OR BREAKDOWN FOR TATS
01 . 10, Jon, A".'T) l non
The labor costs for assembl y
 and inspection Per receiver manufactured
are listed it Table 5-1. Fabrication costs for housings, Printed-circuit
boards, and substrates are included in the materials costs since these
Items are purchased outmide. This estimate is based on current production
of similar hardware.
The direct labor rates used in this estimate are rates currentl y paid to
personnel assigned to our Microwave Communications Products activity,
which will be given responsbility for future production of this product.
The overhead rate used is the Government-approved M vision-wide bidding
rate.
The manufacturing techniques for the 10 unit and 100 uni, contracts
will be those used in low-volume production. The 1000 unit contract
will allow the use of more cost-efficient scheduling, method, tooling,
and equipment. Discrete components will be cut and formed on semiaato-
matic machines. After assembl y , circuit boards will be wave-soldered.
An automatic wire cut and strip machine will 1`t• used to form interconnec-
ting wires. printed circuit boards will be assembled in lot sizes chosen
to minimize labor input and handling.
The FF.T amplifier stages and the BPF nre microwave integrated circuits
photolithographicall y
 etched on alumina substrates which are then
soldered on to kovar carriers. The process and assembly; techniques for
manufacturing microwave integrated circuits at Hughes Electron Dynamics
Division result in low cost, high yield and hi,-,h reliabilit y . All other
printe.1 circuit boards have their components attached by belt soldering.
Except for the microstrip components, all components are soldered in one
pass through the mmchire which yields stress free component Golder joints.	 +
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The production costs of the vatiour subassemblies is based on hard
Insertion of components as presentl y performed at Hughes Microwave
Communications Products. he are expecting to implement automatic inser-
tion techniques in the 1000 lot quantities and this Should result in
significant labor cost savings.
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6.0 ESTIMATED COST FOR EACH RECEIVER IN PRODUCTION
QUANTITIES OF 10, 100 AND 1000 RECEIVERS
The following Table 6 -1 is the summary of the projected production costs
of the receiver. These figures are based on the prototype receiver
developed at Hughes and based on Hughes current experience in manufac-
turing and testing satellite video receivers and microwave video links.
The costs include o•rerhead but do not include profit or tooling costs.
TABLE 6-1
COST SUMMARY
10 Units 100 Units 1000 Units
Materials and Component Costs $2757.56 $1481.63 $1114.48
Assembly and Inspection Labor 553.88 265.63 170.13
Alignment, tuning, and test
labor 713.23 227.45 72.98
Total Manufacturing Cost 4024.67 1974.71 1357.59
G&A @ 13.3% 535.28 262.64 180.56
Total Estimated Cost 4559.95 2237.35 1538.15
S
t
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These costs reflect the present capabilities at Hughes Microwave Communi-
cation Products and does not reflect the use of automatic insertion
techniques or the use of any of the cost saving design changes discussed
earlier.
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7.0 ADAPTABILITY TO FIELD REPAIR AND LABORATORY REPAIR
The protogype 12 GHz receiver will provide ease of repair and adapti-
bi!.:^? j to technology changes. The indoor and outdoor units are constructed
on .odular subassemblies attached to a mainframe. Since all subassem-
blies are identical on a unit to unit basis, a receiver failure may
be serviced by locating the subassembly which failed and replacing
with a new subassembly. The failed subassembly may then be repaired
in a repair facility. An alignment procedure will be followed when
replacing any of the printed circuit boards in the outdoor or indoor
units. Because of the critical nature of X-band circuitry, no field
repair will be attempted on the FET Amplifier and BPF, the X-Band mixer,
or the Gunn local oscillator. If any of these subassemblies are faulty
the entire outdoor unit will be replaced and the defective unit returned
for labortary repair.
n" t-Annr 11ni r
Field servicing the outdoor unit will consist of locating the fault
at either the power supply board or IF amplifier, or at the X-band
subassemblies. It the power suply board or IF amplifier board is faulty,
field replacement with a working subassembly will bring the outdoor
unit to a working status. The faulty board can then either be repaired
at a repair facility or sent back to the factory for laboratory repair.
Factory laboratory repair will always be required for a faulty X-band
subasembly. In the laboratory, a visual check will determine if there
is any physical damage.
The faulty X-Band subassembly will be determined by removing the subassem-
blies from the housing and substituting good units.
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Removal will be achieved by unplugging do connections, unsoldering
microwave connections, and removing subassembly clamps. Once the faulty
subassembly is replaced the outdoor unit will be ready to go back into
the field.
Indoor Unit
Field servicing of the indoor unit will consist of isolating the fault
to a particular circuit board and replacing that board. Each board
will have readily accessible test points which will give sufficient
information to isolate the fault. The boards will have plug-in do
connections and coax connectors where appropriate. The boards are
held to the chassis with a minimum number of screws to make board removal
easy within a minimal of time.
On the UHF tuner board the parameters mointored are the BPF tune voltage,
the VCO tune voltage, and power supply voltage. On the IF circuit
board the test points are AGC voltage, and power supply. The test
points on the Demodulator Board are AGC voltage, VCO tuning voltage,
DC phase error voltage and power supply. The Signal Processor. Board
test points are the video amplifier bias levels, the audio phase lock
demodulator bias and tuning voltages and the clamping circuit bias
levels. The Channel Select Logic Board provides test points for the
one shot outputs, the ,.ulse counter output, the clock, the input and
output levels for all comparators, and the voltage at various points
in the tuning voltage network. These test-points provide sufficient
information to quickly isolate most faults to a particular board.
With the replacement of a particular board, an alignment procedure
will be followed. The factory will provide fault diagnosis information
for systematic location and repair of faults once the board is connected
to the appropriate test equipment. Since each board contains a number
of independent circuit functions, repair will not be difficult and
will therefore be inexpensive.
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Due to the flexible design of the prototype receiver, the receiver
is quite readily adaptable to changes in RF transponder center frequency
and in improvements in the state of the art. Changes in the RF channel
center frequency is accomodated by changing the frequency of oscillation
of the crystal oscillator on the demodulator baord. As the state of
the art in GaAs FET transistors improves, the FET amplifier can readily
accommodate the new transistors.
7-3	
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18.0 NEW TECHNOLOGY CLAUSE
The work involved in developing this prototype receiver did not invo7-+e
the development of any now technology but stems from the accomplishments
at Hughes in the field of earth station receivers for video transmission
by satellite. The phase lock demodulation techniques discussed in
this report are presently in use in the 4 GHz satellite receiver
product line that the Electron Dynamics Division is currently offering
for commercial sale. The phase lock demodulator is in itself a patented
technique developed earlier (U.S. patent numbers 3, 611, 168 and 3,
346, 850).
APPENDIX A
DETAILED ANALYSES AND CALCULATIONS OF
12 GHz SATELLITE RECEIVER PERFORMANCE
PHASE DETECTOR
If it is assumed that the discriminator is a balanced phase detector
composed of peak-detecting diodes, the discriminator output voltage
can be derived from the vector diagram in Figure 1. For sinusodial
variations with time, the synchronizing signal e l and the reference
signal e2 can be written as:
e l • E 1 cos 0 1	 (C1)
and
e2 • E2 sin $ 2	 (C2)
where d1 and t 2
 are functions of time and for reasons of simplicity in
the later developments, it is arbitrarily assumed that t1 and m2 
are
in quadrature when the system is perfectly synchronized, that is when
: 1	 m2'
While one of the discriminator diodes is fed with the sum of e l and
a2 /2, the other is fed with the difference of these two vectors.
The resulting rectified voltages Ed  and Ed  can be established by
simple trigometric relations. Defining a difference phase o • C 1
 - G25
one obtains
E 2
Ed 2• E 2 + 2 + E E sin ¢	 (0)1	 1 _r 1 2
and
E 2
Ed 2 2 = E12 + 2 -
E1 E 2 sin m	 (C4)
50C
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Figure 1 Discriminator vector diagram.
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Tree discriminator output voltage Ed is equal to the difference of
the two rectified voltages so that
	
ad a Ed  - Ed  a 2.^ 
E 
2^ sin m	 (C5)
EdI+Ed2
If the amplitude E  of the synchronizing signal is larger than the
amplitude E2 of the reference signal, one obtains
Ed  + Ed  = 2E1	 (C6)
The discriminator output voltage than becomes
ed = E2 sin m	 (C 7)
and is independent of the amplitude E 1 of the synchronizing signal.
As t  and 02 are time-varying parameters, it is important that the
discriminator output time constant should be considerably shorter than
the reciprocal of the highest modulation frequency which is of
importance for the system operation. This will be discussed later in
consideration of loop stability and time delay.
PHASE LOCKED LOOP
The basic block diagram of the phase locked loop is now shown in
Figure 2.
Assume the input signal applied to the phase detector is an FM carrier
of the form
	
vi (t) • A cos (Wi t + 4i (t))	 (C8)
50E
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Figure 2 Block diagram of PLL.
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where A is the constant amplitude of the carrier, w  is the input
signal center frequency; and i; i (t) is the input signal phase modulation.
Input noise will be neglected for the present. Similarly, the VCO
output signal (synchronizing signal) is of the form
s(t)	 - (2/A) sin (W it + ;r (t))	 (C 9)
where 
`i is the VCO csnter frequency,cr (t) is the VCO phase modulation.
The particular form of VCO signal is chosen here to indicate a phase
locked quadrature relationship between the V:0 signal and the input
signal. The 2/A amplitude is chosen as a matter of convenience. Both
characteristics stem from the multiplier form of phase detector (ideal
doubly-balanced mixer).
As mentioned earlier, the static frequency error between the input and
VCO signal is assumed to be zero, indicating a locked condition for the
loop. The phase detector output signal will be
^i (t)	 vs (t)	 - sin (2-,t + :i (t) + ar (t))
+ sin ( :i (t) - :r (t))	 (Clo)
If the first term in the equation is neglected (upper sideband componsrt)
or assumed that it is subsequently rejected by the loop filter, the
filter output becomes
vt (t) • G2 f (t) g sin :a (t)	 (Cil)
where G2 is the bassband amplifier gain. f (t) is the impulsive
response of the filter,
ae (t) • :i (t)- Or (t)	 (C12)
s
S0G
and Q) denotes convolution. . t (t) is then the tuning voltage applied to
the VCO and baseband output signal. The resultant VCO output signal is
a FM signal whose frequency deviation is directl. , proportional to vt.
d ;r (t) /dt
 - G f (t) O sin 4 (t)	 (C13)
with G a G` G 3 . and G3 being the VCO sensitivity in radians per volt-
seconds.
This equation is a nonlinear differential equation whose general
solution is not available; however by restricting lo t. (t)1- "11
some impor­,.. loop characteristics may be derived.
Referring back to the input equation C$, we shall now consider the input
signal of the form where
	
I (t) - L. i t + a'(t)
	
(C14)
^. i
 represents a tatic input frequency offset from the center frequency
_^. and., W represents a dynamic signal modulation. The loop
response will now take the form
	
4r (t) n L-it + $r ' (t)+:o
	(C15)
where :o is a constant phase error (a function of loop gain) due to
1 ^i (t). : r '(t) 1s the dynamic signal modulation response. By substi-
tution of equation C14 and C15 into equation C13 we obtain the result
"`i+ d:T (t)/d t - G f (t) Q) sin ( :e' (t) - ;o )
	
(C16)
SOH
here
me' (t) - 4i (t) - Or' (t)
the dynamic phase error.
The iesign of the loop should be such that the phase error me (t)<1 rad
(determines impulse noise), then the sine function can be approximated
by
sin (fie ' (t) -mo ) = ye ' (t) cos 0 0 - sin 0.	 (CM
Equation C16 may be written in two parts
Aw i - -G f (t)Q sin 00	(CIS)
represents the static equation and
d;r '(t) - G cos wO f (t) 0* (Ci '(t) - Or'(t))	 (C19)
represents the linearized dynamic tracking equation.
By taking the Laplace transforms of both equations the transfer
characteristic equations may be derived as
sin 00
 /owi	-1/G F (o)	 (C20)
and
S ITr ' (s) - G cos 00 F (s) ( ' (s) - fi r' (s) )	 (C21)
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or
1	 G (cos Se ) F (s)(s)	 S + G (cos So ) F (s)	 (C2?)
where
F (s) -Y(f(t)).
Equation C22 is based on a small dynamic phase error; however, under
noisy signal conditions, the phase error magnitude may increase beyond
7 /2 radians, causing loss of synchronism commonly known as cycle skip-
ping or impulse noise. This nonlinear noise performance produces addi-
tional loop output noise that tends to degrade the output signal-to-
noise ratio below that predicted by the linear model. This degradation
marks the onset of threshold in FM demodulators. By careful loop design,
the factors that bring forth the threshold may be restricted, such that
the phase locked loop serves as a low-threshold demodulator.
First the effect of noise on the loop will be treated in the region
above threshold. The loop will respond to the input noise, resulting
in a noise component of phase modulation in the VCO output. The phase
detector output will then consist of a signal component that contains
both signal and noise terms.
The expression for the input signal with noise may be written as
vi (t) - A cos (.i t + 'i (t)) + N (t)	 (C23)
then the VCO output contains a signal term and a noise term
I^ s (t) - - (2/A) sin ("i t + irs (t) + Srn (t))	 (C24)
fw
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the phase detector output signal is of the form
ed (t) - sin ( 4es (t) - orn (t)) + n (t)	 (C25,
where
n(t) - -(2N (t)/A) sin (w i t + :r (t))	 (C26)
and
Oes (t) - Wi (t) - Ors (t)	 (C27)
Again the assumption will be made that a small dynamic phase error
exists. The input noise may be represented by
N(t) - x(t) cos w it - y(t) sin wit
from equation C26.
n(t) - -(2/A) (x(t) cos w i t - y(t) w i t) sin ( wit + p r (t)) (C28)
then
n(t) - -(x(t ) /A) sin m r (t) + (y(t)/A cos © r (t))	 (C29)
the 2w  terms were deleted since they would normally be filtered out by
the loop.
F
s
	 We now need to know the power spectral density of n(t). This is a
complex problem, since ;-r (t) is in part derived from n(t) and in part
determines n(t). For the case where N(t) has a symmetrical bandpass
Y
. t
i
50K
spectrial density which is much wider than the bandwidth of :r(t), the
VCO phase modulation (due to the loop bandwidth), then n(t) is essen-
tially the lowpass analog of N(t) appropriately scaled.
The conclusion is that for small dynamic phase error. as a result of
both noise and modulation (above threshold), the phase locked loop may
be represented by a linear model with an equivalent noise input. The
behavior c` t!,is loop below threshold will be reserved for later since
basic loop stability and the loop filter should first be considered.
In order to obtain a stable closed-loop system, the conditions necessary
to obtain stability depend upon the establishment of a suitable open-
loop gain and phase response. In the implementation of a system, the
loop inadvertently experiences excess time delay. The sources of this
delay are the physical electrical length of the signal path and the
presence of high-frequency poles. Both factors are a function of
circuit design and can be restricted to tolerable limits; however, they
preclude the realization of an arbitrarily wideband system. High
frequency poles are due partly to the presence of parasitic and stray
energy storage elements as will be incountered in the VCO, loops ampli-
fier and as was mentioned earlier in the phase detector. The time
delay may be expressed as
m
T a b
b
where 0b is the excess phase shift, in radians,at the baseband fre-
quency w b . It can be shown that the inclusion of the loop time delay,
T, modifies the loop transfer function with a term
(C30)
e -TS	 (C31)
SOL
The closed-loop response F(s), and subsequently the closed-loop noise
bandwidth Bn , become a function of the delay (or phase shift 0b).
The open loop response can be determined by considering a modulated
input signal with a small phase deviation at the VCO center frequency,
where 1oi ( t)l<< 1 radian and Lwi = 0, 1 a 0. By breaking the loop
Ir (s)	 G	 (s)	 KF(s)	 (C32)
i	 open loop oL	 s
where K is a scale factor determined by a number of gain constants.
The open-loop transfer function provides a means of classifying the
various PLL implementations. For this particular application only .the
third order, type three loop is considered. The loop filter is specially
designed to have a complex frequency signal transfer function F(S)
given by
2
1+2Czw + s2z w
F(S)= K 	 s	 z	 (C33)1+2GpWp +wp2
where K  is a preselected filter scale factor, wz and 
wp 
are frequencies
of conjugate complex zeros and poles, respectively. G and C  are
respective damping ratios of the complex zeros and poles. By substi-
tuting equation C33 into equation C32 we obtain
50M
F1 + 2
	
s +
Z Wz	
Wz
GoL (a)
	
2	 (C34)
l	 K	 1 + SIP s +^
	P 	 P
where K is a loop scale factor.
The closed-loop gain Gc L (s) for the phase-locked loop may be computed
from
G° L
GcL = 1 + G°L	 (C35)
By substituting equation C34 into equation C35 we obtain the closed-
loop transfer function for the third order loop
2
1 +	 s + s2
z v
z
GcL (s) _
	
z	 (C36)
:	 2	 2^ w 2	 3
1+
W 
	
z+ K!+ s2	
K,z 
+ 1 + s
z	 //	 w z	p	 wp2K
Again if the loop time delay is considered, the term e- ST must be
inserted into the above equation, therefore
	
K 
becomes
	 1sT = K 
eST
Ke
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replacing in the expression for G(S) we now obtain
2
1+2^y w +s 2
z W
GCL (S)	 2	 2z	 3	
(C38)
1 + W (2;z) 
+ K 
est + S2	
+ L—
 
24 esz + S 2 est
Z	
W 
	
WP p	 WP K
By careful analysis of equation C34,C38 it can be shown that compensa-
tion for the loop time delay can be achieved by the introduction of a
zero-pole pair at frequencies above the 0-dB open-loop gain point in
the open-loop response characteristic. The net result of this compen-
sation is that of offsetting the increase in noise bandwidth caused by
the time delay which in turn results in improved noise performance in
the nonlinear noise region (threshold).
Earlier analysis in reference to noise was based on a small dynamic
phase error but the discussion on loss-of-lock and cycle -shipping
indicated sources for nonlinear noise performance. As was indicated
earlier, the nonlinear noise performance produces additional loop output
noise degrading the output SNR below that predicted by the linear model.
Referring back to the equation of the phase detector output signal
ad (t) - sin (0 e8 (t) - O
rn
(t))
 
+ n(t)
and with respect to the loop output
; r 
(t)- KF (P) (sin 0aS(t) - Orn(t)) + n(t)]	 (C39)
where P represents the carrier-to-noise ratio.
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The differential equation with respect to the phase error components
Oes(t) and 0 rn ( t ) will be
	
or (t) - o i (t) - ; e (t) - o(t) - ; es (t) + m rn (t)	 (C40)
then
;es ( t ) - orn (t) - -KF(P) sin ( oes ( t ) - orn (t)) - KF(P)n(t) + oi(t)
(C41)
If the term o rn (t) is no longer small, the first order effect is that
the sine term no longer renders the signal and noise components as
additive terms in the loop response. By trigonometric expansion the
sine term may be written as
sin (o
es (t) - o rn (t)) - oe8 (t) cos orn(t) - sin o rn (t)	 (C42)
if 'Tes (t) << 1.
By expanding cos o rn (t) and sin o rn (t) in a power series we can obtain
t2 (t)	 4r (t)
-(oes (t) - o rn (t)) - KF(P) oe8 (t) 1 - 2 — +	 — - ..
t 3
 (t)	 s s (t)
- (o rn (t) - 3---1 — + 5-^— - ..	 + KF(P)n(t) - o i (t)	 (C43)
This equation shows some higher-order noise terms ignored in the linear
model.
50P
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As mentioned before, noise has the effect of creating phase error in
the loop. Vhen this error gets large enough, the loop can lose lock
and skip one or more cycles. This produces an impulse in the output of
the phase locked loop. Of interest is the rate at which the loop loses
c lock and generates impulses. Unfortunately, this problem has not been
solved exactly for an arbitrary loop in the presence of signal modula-
tion. However, Viterbi (1) has solved the problem for a first order
loop with no signal modulation. The result of that analysis gives an
equation for the mean time to loss of lc.-k,
T - y J2n do r2n dx exp W cos 4 - cos x)1	 (C44)
0	 0
where
Y - 4B /a,	 (C45)
, 	 2
Bn - JO I 1+G. df	 (C46)
and a is the carrier-to-noise ratio in a bandwidth of 2Bn. The quantity,
Bn, is the equivalent baseband noise bandwidth of the loop. The rate at
which impulses occur is simply
`	 NIMP - 1/T (impulses/sec)	 (C47)
In general, an indication of loop behavior with respect to impulse noise
E
r	
can be obtained by evaluating equation C44 with the lower limit of
integration (zero) being replaced by Q e , where m e as stated earlier is
the phase error due to signal modulation. However, such an extension
of equation C44 is not mathematically rigorous.
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Loop Bandwidth Requirements for Color Television Signals
Our attention will now be directed toward the application of the phase
locked loop in the demodulation of a frequency modulated color televi-
sion signal. In this circumstance it is not the minimum phase error
that is used as a criterion for determining the required phase locked
loop bandwidth. Instead, the smallest loop bandwidth for which the
three sigma phase error does not exceed n/2 is the criterion. More
precisely,
3c  = -r/2
	 (D1)
where c  is the standard deviation of the total phase error. The total
phase error, c2T , has two _omponents: the phase error due to thermal
;poise, cih , and the phase error due to the modulation error, cm. The
error due to thermal noise is given by
N
c2	
CO B
n 	(D2)
where B  is the loop bandwidth and C /N0 is the carrier-to-one-sided
noise spectral density ratio. The modulation error is
c `_ P^ f	 1 - r(JW )1 ` S (^ )dw	 (D 3)M
where zP is the rms radian frequency deviation, S t (w) is the phase
spectrum of the input signal m(t) and G(jw) is the closed loop transfer
function. The phase spectrum of color TV will be discussed later. The
equations D2 and D3 were evaluated for various color spectra and values
of Bn. The total phase error, c T 2 , is
SOR
r:
i
oT2 
a2h + °m	
(D4)
Combining Dl and D4 gives
2
°m	 36	 °th	
(DS)
For a given Bn, c ih is readily calculated from D2, which gives c 2 from
D5. Next LP is calculated from equation D3. In this way Bn may be
plotted as a function of OP for a given color TV spectrum. The fre-
quency distribution in a color television is shown in Figure 3. The
black and white portion of this frequency spectrum was modeled by an
envelope function of the form
Su (f) - A (f-fo)a e-a(f-fo)
	
(D6)
It follows directly, that in decibels, the black and white part of the
power spectrun is of the form
S(f) dB ' B + u log (f-fo) + B (f-fo)
	
(D 7)
This function is one of the Pearson curves (see "Mathematical Methods
of Statistics," by H.G. Cramer). The normalized envelope function for
the black and white part of the color TV power spectrum is
S(f) B+k, • -37.9088 - 10.6952 In (f+0.0254) -2.7804 (f+0.0254)
where f is in MHz and S(f) B+W is in dBw per 15.75 kHz. If we let Sv(f)
be defined as
505
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0 for f <2.25
16f 2 . 75.14f + 83.28 for 2.25 <- f < 3.58
Sv ( f )	 (D8)
-464075 + f(580027 + f(-289291 + f(71980
+ f(-8935.35 + 442.737f)))) fcr 3.58 . f <4.45
then the color Fart of the power spectrum S(f) c , in the same anits, is
Riven by
S(f) - 2S
v 
(f) - 60 dBw per 15.'5 kiiz
The phase spectrum is related to the frequency spectrum by
S (W) - S(W)2
W
(D9)
The emphasis function
 2f_
	
F, (f 	 - 2.2387 4.67 *.
404
L4.67 +	 _ f
0.404
is inserted into equation D3 which then hecones
f 
2	 1 :.P ` 	 I	 S(f) E(f)
	
1-G(jv) 2 df
	
C- —	 .)	 —	 2
M	
p (.") -
o	 f.
(D10)
011)
where :c - 4.2 `0iz is the upper cutoff fre0uencv and P is the normalize- 	 I
Lion factor Riven by
50V
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P	 I	 S(f) E(f) df	 (D12)
Video Signal to Noise Ratio
Earlier the analysis of the phase locked loop wrs treated under condi-
tions of noise both above and below threshold. We shall now show the
relationship between an input carrier to nois y ratio defined in a given
predetection bandwidth to the output video signal to noise ratio. Noise
has the effect of modifying the carrier signal as shown in Figure 4.
Herc the noise vector n has components x and y parallel and orthogonal
respectivel y to the signal carrier vector, A. Both phase and amplitude
noise are created, but onl y phase noise is of importance here provided
that the noise 1s above threshold. This phase noise as observed from
Figure 5 is given by the equation
	
.n (t
	
tan-1	 y(t)A+x t
For reasonabl y
 large carrier to noise ratios, this can be approximated
as
	
@n(t)	 - v(t)/A
	
(E2)
since x and v are small compared to A.
This phase noise produces a noise voltage V tn , at the input of the
voltage controlled oscillator. The noise voltage V tn is impottint in
determining the signal to noise ratio (SM.
(E1)
50V
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Figure 4. Phaso: Representation of Carrier and
Noise l.ithout Modulation
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Figure 5. Phasor Representation of Carrier ,end
Noisv With ;`todulat ion
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Using the previously derived loop equations, it can be shown that the
mean squared noise voltage at the output of the loop is
m 2
2	 no	 wG
Vtn -
 K 
2 
A 
2	 1+G	
df,	 (E3)
0
where n 0 - y ` is the input noise power spectral density. If the signal
is subsequently processed through a rectangular video filter with cutoff
at frequency fb , the noise voltage is
f8n	 b	 2
Vn2	
')I	 1+G	 df	 (E4)
K`A`
0
since in most s y stems G/(1+(;) a 1 in baseband, equation E4 reduces to
8no wb` fb
	
Vn	 = -	 (E5)
-)n n
A frequency modulated test tone signal of deviation wd will produce a
signal
Vs	 = 2wd 2 /K
2
	(F6)
now if equation E6 is divided b y E5, we obtain the signal-to-noise
ratio (SNR).
	
2	 `
	
SNR	 3 d+^	 4n~ f	 (F7)
Wb
	o b
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Realizing that 
wd/wb 
is the modulation index m, that A 4 /2 is the
carrier power C and that 2 m 
o 
f 
b 
is the noise power in twice the base-
band frequency bandwidth, we obtain the standard PM improvement formula
	
SIN - 3m' (C IN) AM	 (E8)
where (C/N)A-%i is the carrier to noise ratio for an A?1 system. In FM
communications it is common to express SNR in terms of the carrier to
noise ratio in the IF bandwidth, B IF in which case
S/N - 3m2 (B IF /2fm)(C/N)	 (E9)
where fm is the highest baseband modulating frequency.
For a television signal, the SIN ratio is defined as the peak-to-peak
luminance signal (no sync pulse) divided b y the weighted noise. In
television signal measurements all measurements are referenced to a
peak-to-peak video signal of one volt. The luminance component of the
video signal is 0.714 volts, the remainder being the s ync pulse. The
luminance signal expressed in d8 below the composit signal is therefore
20 log (1/0.714) = 2.9 dB	 (E10)
Since the rms weighted noise is being compared to a peak to peak signal
	
level, another correction factor is utilized.	 It takes the form
Sine wave peak-to-peak - 2
^0 log
	
	 0 log	 - 9 dB	 (E11)
Sine wave V
ms
The combined effect of the de-emphasis circuit and the noise weighting
filter will provide a noise improvement factor of 13 dB.
i
501'
F.
The addition of these correction factors, equation E9 will now become
the FM improvement formula for television expressed in dB
S/Nj video - 10 log I 3m 
2 (B 
IF 
/2 fm)] + (C/N)dB + 9dB
	
(E12)
- 2.9dB + I MB
Assuming that the deviation ratio, m = 2.86, and the video baseband
upper frequency to be 4.2 Miz, equation E12 now becomes
S/Nl video = 39.3dB + (C/N)dB. 	 (E13)
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1.0 GENERAL INFORMATION
The tests described in the following procedure are to verify the proper
system performance of the 12 GHz satellite video receiver. If system
specifications are not met, the test set up should be verified for
proper operation.
Use of the required test equipment listed in the next section should
follow proper operation procedures as specified by the equipment manu-
facturers instruction manuals. When equipment is substituted fo. the
suggested test equipment, adequate consideration should be given as to
what effect, if an y , will be had on the s y stem performance.
The tests can be conducted at any of the transponder fre q uencies in the
11.7 to 12.2 GHz range, that is up from 11.73 GHz at 40 MHz increments.
However, for the purpose of evaluating the prototype receiver, these
tests are performed with the transponder frequency at 12080.5 `Hz. The
test procedure is divided into two main sections. First, the Down-
converter Unit is tested to measure its electrical performance. Then,
the Downconverter and Demodulator Units are tested together to prove
conformance with the RF, video, and audio specifications.
The tests are for an RF signal, either CW or modulated by a full-field
video test signal, received from a test transmitter. Most video tests
apply equally well to on-line vertical interval test signals (VITS),
provided there is insignificant signal degradation due to the satellite
uplink transponder. The performance objectives apply irrespective of
the average picture level (APL) within the Ai'L range 10 percent to
90 percent. This is an important point to remember when making VITS
measurements, particularly during program transmission periods where
control cannot be exercised over the APL value of picture signal. Many
of the transmission parameters can be markedly affected b y APL variations.
Accordingly, the operator should allow sufficient time when making VITS
1
ii
measurements to ensure a good portion of the APL range is explored by
the picture signal before recording the test signal measurement. In
every case the Highest distortion measurement observed during this period
should be recorded and then compared with the performance objective to
determine whether or not the facility is within the stated objective.
Video waveform measurement techniques used in these tests are based on
the IRE scale units of measurement (see Figure 1-1a) except where speci-
fically noted otherwise. The waveform technology used throughout the
procedure is in accordance with the definitions shown in Figure 1-lb
wherein the standard composite color video signal is defined.
The two principal test signals that are required to conduct the various
video measurements described in this procedure are:
f	 A.	 The composite test signal shown in Figure 1-1c, which consists of a
l`	 line bar, a 2T pulse, a chrominance pulse, and a 5-riser staircase
(
f	 signal.
I
B.	 The combination test signal shown in Figure 1-1d, which consists of
a white flag, a multiburst and a 3-level chrominance signal.
When conducting in-service VITS measurements the composite test signal
shall be inserted on line 17, field 1, and the combination test signal
shall be inserted on line 17, field 2.
The modulated RF test signal contains a frequency modulated video signal
with a baseband bandwidth of 4.2 1-4iz and peak deviation of 10.0 MHz, and
a frequency modulated audio signal with a subcarrier frequency of
5.14 MHz, peak deviation (C by SC) of 630 KHz, subcarrier bandwidth of
160 KHz, audio bandwidth of 15 kHz, and peak deviation of 60.0 KHz.
This test procedure has been organized to minimize the required test
set-up time.
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2.Q TEST EQUIPMENT REQUIRED
The following test equipment, or equivalent, Is required.
M
i
Model Description Manufacturer
Test transmitter Hughes
Assorted attenuator pads HP
5000A Signal	 generator Systron-Donner
1dR75 10 dB coupler HP
WR75 matched load HP
792 WR75 Variable Attenuator Narda
8481A Power Sensor HP
435A Power '7eter HP
400E RMS Voltmeter HP
7616 Solid State Noise Source AILTECH
I,, Noise Figure Teter AILTECH
5342A Frequency Counter HP
141T Spectrum Analyzer System HP
30 M1iz Amplifier 20 dB gain Hughes
SRA11 1 GHz Mixer Minicircuits
147A NTSC Video Signal Generator Tektronix
1.0 KHz Low Pass Filter Hughes
50 11 load HP
011-0102-00 75 2 load Tektronix
011-0103-02 75 D Termination Tektronix
•	 7603 Oscilloscope Tektronix
520A NTSC Vector Scope Tektrcnix
1480 Video Waveform Monitor Tektronix
8640B Audio Signal Generator HP
Audio Pre-emphasis network Hughes
8640B Audio Subcarrier generator HP
334A Distortion Analyzer HP
S
Model	 Description
LIA Noise Test 10 KHz Nigh Pass
015-0214-00	 Weighting Network
015-0212-00	 4,2 Mliz Lew Pass
146	 NTSC Generator
670	 Matrix Monitor
1478	 Cal Chrominance Level Corrector
1 Gtiz, 20 dB Gain Amplifier
2001	 1 Giiz Signal Generator
Manufacturer
Hughes
Tektronix
Tektronix
Tektronix
Tektronix
Tektronix
Hughes
Wavetek
1
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3.0 DOWNCONVERTER TEST PROCEDURE
9
;F
This test confirms the electrical performance of the Downconverter and
the iyuamic range of the receiver.
The test equipment 13 set up as shown in Figure 3-1. The RF level of
the test transmitter signal, tuned to one of the transponder frequencies
and without modulation, is attenuated to reduce the power level present
at the RF wavesu,-' input rf the Downconverter (Jl) to between -72 and
-87 dBm.
Connect the DC power cable between the downconverter (outdoor unit) and
the demodulator (indoor unit). Apply the 115 VAC power to the indoor
unit.
3.1 DOWNCON'VERI ER GAIN
Set the RF input at J1 to 12.08 GHz and at a level of -72 dBm. Connect
the power meter to connector J2 using the type F to type N connector
adapter. The downconverter IF output level at J2 should be -20 dBm
1-6 dB. The gain at this level is plus 52 dB. Record this gain or, the
data sheet.
3.2 LOCAL O SCILLATOR STABI LITY
v.ith the RF input to the Downconverter from the test transmitter tuned
to 11.750 GHz 1-0.1 MHz, measure the output frequency, F IF , from the IF
port. The local oscillator frequency is 11.750 Ghz minus F IF , and
should be 10.750 GHz ±40 MHz over temperature from -35 0C to +500C.
Record this calculated LO frequency on the data sheet.
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3.3 RF INPUT VSWR
With the test transmitter at 12.08 GHz and 0 dBm, measure the return
loss from the Downconverter input port J1 by measuring the power level
at the coupled arm of the 10 dB coupler (after referencing the coupled
level for a shorting plane in place of the Downconverter). This return
loss, LR , should be greater than 10 dB. Record the VS14R on the data
sheet. The VSWR is calculated by
VSWR = 11 - a
where p - 10 MR/2U) , L  is the power reflection coefficient measured
in ud.
3.4 IMAGE REJECTION
Tune a signal generator from 9.3 to 9.8 GHz with the power level set at
-72 dBm. With this signal at J1 measure the IF power level at J2. The
I
power level should be greater than 15 dB below the passband level.
{	 Record this image rejection on the data sheet.
3.5 RECEIVER NOISE FIGURE
The receiver noise figure is determined b y measuring the noise figure
for the Downconverter Unit and adding 0.01 dB to account for the worst
case noise figure of 25 dB for the 100 foot long IF cable plus Demodula-
tor Unit. The Downconverter noise figure is most easily determined by
using a calibrated automatic noise figure set-up as shown in Figure 3-2.
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4.0 DEMODULATOR TEST PROCEDURE
These tests prove the conformance of the receiver to the RF, video, and
audio specifications.
4.1 RF PARAMETERS
The test equipment is set up as shown in Figure 4-1. The signal input
to the Downconverter Unit (at J1) is an RF signal, at a -72 to -87 dBm
power level, from the test transmitter. The RF signal is modulated at
a peak deviation of 10.0 MHz by the composite video test signal from the
video generator with a baseband bandwidth of 4.2 MHz and is tuned to
12.08 GHz.
The correct pre-emphasis is provided by the video transmitter as defined
by CCIR Rec. 405-1 for 525 line video. This will be called the standard
RF input signal. The output of the Downconvercer unit, J2, is connected
to the input of the Demodulator Unit, J1.
4.1.1 Channel Filter Test
Since the channel filter (IF filter) is an integral part of the unit,
it cannot be tested without disassembly of the demodulator unit, however,
an incorrect filter bandwidth would become evident when performing the
static and d ynamic threshold tests. Accuracv of the filters center
frequency would also become evident when performing the differential
phase measurement. Based on this rational, no attempt will be made to
make a direct measurement of the filter bandwidth or center frequency
during this acceptance test.
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t4.1.2 Dynamic Range, Static Threshold and Signal-to-Noise
Connect the equipment as shown in Figure 4-1. For the static threshold
test, the input signal to the unit will be unmodulated, however, the
video output level of 1 volt peak-to-peak must first be established
using the proper video modulated signal at the input to the receiver.
The correct video deviation of the test signal is established using the
carrier null method, and referenced to 760 KHz, the 0 dB crossover
point on the video pre-emphasis curve as given in the CCIR Recommenda-
tion 405-1.
After the video deviation has been properly set, the transmitter RF
output level is set to -72 dBm and this signal connected to the input
of the receiver outdoor unit.
The demodulated video signal at the output of the receiver is now
observed on a waveform monitor which has been properly terminated into
75 ohms. See Figure 4-2. The receiver video output control should
now be adjusted to exactly 140 IRE units as observed on the waveform
monitor display. This establishes the receiver output level at 1 V p-p.
Remove the video modulation from the transmitter and connect the receiver
output to the RIMS voltmeter thro l, gh the proper network and termination
as shown in Figure 4-2. For the following measurements the clamping
circuit on the signal processor board is disengaged by jumpering test
points TP6 and TP7 on the board. This is done to assure that r- clamp-
ing pulses occur which would reduce the noise content at the video
output port and thus give an erroneous signal-to-noise ratio. This
measurement will result in a worst case performance and under normal
r
	
	conditions with video present aLid with the clamping circuit engaged,
the video performance will be at least as good as this measurement.
Measure the noise level as indicated on the RDiS voltmeter and record
13
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this value. The RF signal at the input to the receiver is now adjusted
downward in exactly 1 dB steps and the RMS voltmeter readings are
recorded fo: each att.p, This procedure is continued until a receiver
input level of -87 dB1n is obtained. The receiver output signal-to-
noise ratio vs. input level in dB is now computed using the formula:
/	 0.714 V.	 \	 f
1	 JSIN dB	 20 log	 RMS meter reading
The Static Threshold and Dynamic AGC range can be obtained from this
data, however, the receiver carrier-to-noise ratio as related to the
input signal must be computed.
C/N idB = RF in - (KT + IFnp + NF)
Where:
C /N idB = The predetection carrier-to-noise ratio in dB
RF in
	= Receiver input power in dBm
KT	 = -174 dB*n
IFnp
	= 10 log (IF noise bandwidth in Hz) = 10 log (30 x 10 6 Hz)
= 74.77 dB
NF	 = Receiver input noise figure in dB
The signal-to-noise ratio vs. carrier-to-noise ratio ma y
 now be plotted
and compared against the F*i Improvement curve to obtain the static
threshold characteristic. The FM Improvement curve ma y be obtained from
from the formula:
2 (BnIF)
SIN vdB - 10 log 3 m	 2 F	 + C/N dB + DWL
v
15
IM
Where:
Peak Dev.
	 10 MHz
m	
L	 =F	 4.2 MH;
v
F
v	
= Highest video freq
B IF - IF noise bandwidth
n
DWL = Deemphasis, Weight:
peak to RMS correct
Therefore:
S/N dB =
v
The point where the measured S/N departs by 1 dB from the FM improvement
curve, defines the static threshold characterist i cs. The static thres-
hold should occur at a C /N i of less than 8 dB. This result also shows
that the receiver ACC dynamic range is greater than 15 dB. This is
true since the AGC action maintains a constant signal level into the
lemodulator phase detector. If the AGC dynamic range is less than
15 dB, the measu::zd noise level at the video output would vary non-
linearily with C/N i before threshold is reached and a degraded and
erroneous static threshold measurement would result.
4.1.3 Dynamic Threshold
Connect the video input level of than transmitter to the Tektronix color
I	 bar generator, model 146. Adjust the transmitter output level via the
attenuatcr to provide the receiver with an input level of -72 dPm.
Connect the receiver video output signal to the video test rac,: (see
Figure 4-2). Observe the color bar pattern on the Tektronix matrix
monitor.
R
a
J
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Adjust the transmitter output level downward until impulses at a rate
of 1 to 5 per second are observed on the color bar pattern. The on-set
of these impulses is the receiver dynamic threshold point and can be
determined by referring to the previously calibrated C/N i , as a function
of reciever input level. This threshold point should occur at a C/N i of
11 dB or less. Record data.
4.1.4 Signal-t o-Hum Ratio
Increase the input signal level to the receiver to -72 dBm. Connect
the video output of the receiver to an oscilloscope through a 1 KHz low
pass filter. The low pass filter used here is an active filter with a
7541 input impedance, 0.1 dB cut off at 1 Kliz, 60 dB rejection at
15.75 KHz (tile sync pulse rate), unity gain below 1 KHz, and the output
is a low output impedance voltage source. For this test, the test
transmitter is modulated by an all black picture signal. This is neces-
sary to introduce the sync pulses at the 15.75 KHz rate so that the
clamping circuit is engaged for do restoration. this results in a
valid measurement since th. clamping circuit is engaged during normal
video performance. The peak-to-peal, receiver hum level is measured at
the mid-portion of the field time interval on the oscilloscope as shown
in Figure 4-3.
Measure the receiver hum level as indicated on the oscilloscope. This
level should be less than 3.16 mV. Record this level. Note that 50 dB
below IV P-P is 3.16 mV.
4.2 BASF.BAND PARAMETERS
4.2.1 Video Response
The video response will be measured by utilizing the standard television
test signals. These tests will consist of the multiburst test signal,
17
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the tield time, line time and short time test signals. Test results
shall be recorded on the test data sheet. These tests will measure all
of the following video parameters:
a. Deemphasis characteristics
b. Video response
c. Output level
d. Output sense
d. Clamping action.
4.2.2 Gain/Frequency Distortion
Definition
The gain/frequency distortion of a television fzcility is defined as
the variation in gain over the frequency band extending, from the tele-
vision field repetition frequency to the nominal cutoff frequency of the
facility, relative to the gain at a suitable reference frequency.
Measurement
The multiburst portion of the combination test signal shown in Figure 4-^I
is used when measuring gain/frequency distortion in the range from
500 kHz to 4.2 Mliz. The test signal's amplitude must be accurately
adiusted at the sending end prior to the commencement of the test.
Similarly the waveform monitor at the receiving end should be properly
calibrated.
19
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Peak amplitude
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8) Multiburst Frequencies
All half-amplitude points of
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(The starting po;nt of each burst frequency shall be at zero p hase of each
slnewave.)
Peak-to-peak amplitude of
all bursts
	
50 • 0.5 IRE units.
Figure 4-4	 Gain/frequency distortion.
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Following the above, the amplitude of the white flag should be adjusted
to exactl y 100 IRE units and then the peak-to-peak amplitude of each
burst frequency should be measured and recorded. An example of gain/
frequency distortion is shown in the lower illustration of Figure 4-3.
Performance Objective
With the white flag amplitude adjusted to 100 IRE units:
a. All frequency burst amplitudes shall be 50 ± 3 IRE units.
b. Color burst amplitude shall be 40 -1
 4 IRE units.
NOTE: The performance objective shown above applies equally
to both full-field and in-service VITS measurements.
4.2.3 Field-Time Waveform Distortion
noF;.,; ^"__
When a television test signal having a period of one television field
and of reference white amplitude is applied to the sending end of a
television facility, the field-time waveform distortion is defined as
the change in shape of the top of the test signal at the receiving end.
The beginning and end of the test signal, equivalent to a few scanning
lines, are excluded from the measurement.
Measurement
The field bar test signal shown in Figure 4-5 is used when measuring
field-time waveform distortion. The test signal' amplitude must be
21
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accurately adjusted at the sending end prior to the commencement of
the test. Similarly the waveform monitor at the receiving end should
be properly calibrated.
Following the above, the magnitude cf the distrotion is obtained by
measuring, in IRE units, the peak-to-peak change in amplitude of the
bar top with the amplitude of the bar center adjusted to 100 IRE units.
In order to avoid leading and trailing overshoots, the first and last
250 microseconds (approximately four television lines) are ignored in
this measurement. An example of field-time waveform distortion is shown
in the lower illustration of Figure 4-5.
Performance Obiective
The peak-to-peak excursions of the bar top shall not exceed 2 IRE units.
4.2.4. Line-Time Waveform Distortion
Definition
When a television test signal having a period of one television line and
of reference white amp litude is applied to the sending end of a tele-
vision facility, the line-time waveform distortion is defined as the
change in shape of the top of the test signal at the receiving end. The
beginning and end of the test signal, equivalent to a few picture
elements, are excluded from the measurement.
Measurement
The line bar test portion of the composite test signal shown in Fig-
ure 4-6 is used when measuring line-time waveform distortion. The test
signal's amplitude must be accurately adjusted at the sending end prior
to the commencement of the rest. Similarly the waveform monitor at the
receiving end should be properly calibrated.
r
22
E1993
IRE
units
100
80
60
40
20
0
-20
-40
8 33M
Field-Time Distortion is 3 IRE
units i - 1.	 2)
Generator Output Specifications
Peak amplitude of
luminance signal
Peak amplitude of
synchronizing
signal
Field-time waveform
distortion
Horizontal component
100 ± 0.5 IRE units
40 ± 0.5 IRE units
less than 0.3 IRE units
100 IRE unit flat field of
52.45 microsecond nominal duration
NOTE: This signal should be generated with field and line synchronizing pulses
Figure 4-5
	 Field-time waveform distortion.
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Generator Output Specifications
Peak amplitude
Line-time waveform
distortion
Time of rise and
time of fall of
bar edges (10%-90%)
100 ± 0.5 IRE units
less than 0.3 IRE units
t = 125 ± 5 nanoseconds
with integrated sine-
squared shape
Figure 4-6	 Line-time waveform distortion.
Line-Time Distortion is 4 IRE
units ( - 2,	 2)
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Following the above, the magnitude of the distortion is obtained by mea-
suring, in IFE units, the peak-to-peak change in amplitude of the bar top
with the amplitude of the bar center adjusted to 100 IRE units. The first
and last one microsecond are ignored in this measurement. An example of
line-time waveform distortion is shown in the lower illustration of
Figure 4-6.
Performance Objective
The peak-to-peak excursions of the bar top shall not exceed 2 IRE units.
NOTE: The performance objective shown above applies equally
to both full-field and in-service VITS measurements.
4.2.5 Short-Time Waveform Distortion
nafinitinn
If a short pulse or rapid step function of reference white amplitude
and defined shape is applied to the sending end of a television facil-
ity, the short-time waveform distortion is defined as the departure of
the output pulse or step from its original shape. The choice of the
half amplitude duration of the pulse or the rise-time of the step is
determined b y
 the nominal cutoff frequency of the television facility.
Measurement
The line bar portion of the composite test signal shown in Figure 4-7a
and the 2T pulse test signal shown in Figure - '4-6c are used when measuring
short-time waveform distrotion. The test signal's amplitudes must be
accurately adjusted at the sending end prior to the commencement of the
test. Similarl y the waveform monitor at the receiving end should be
properly calibrated.
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Following the above, the amplitude of the IT pulse test signal is
measured, in IRE units, having previously adjusted the amplitude of the
line bar test signal to exactly 100 IRE units.
I
The peak-to-peak variations within the 1 microsecond intervals on either
side (preceding and following) the T-step transitions (rise and fall)
are then measured with thy- amplitude of the line bar test signal adjusted
to 100 IRE units as measured between blanking and a point approximately
microseconds from the bar edge. (A graticule method of measuring
short-time waveform distortion is currently under study by IEEE.)
Examples of short-time waveform distortion are shown in Figures 4-6a and
4-7b.
Performance Objective
a. The T pulse amplitude shall be 100 '_ 6 IRE units.
b. The peak-to-peak amplitude variations preceding or following
the T-step transitions to the line bar test signal shall not
exceed 2 IRE units.
NINE: The performance objectives shown above apply equally
to both full-field and in-service VITS measurements.
4.2.6 Impedance Level and Return Loss
With the standard video modulated RF signal applied to the receiver,
remove the 75 ohm termination from the waveform monitor and adjust the
display for exactly 140 IRE units. Now terminate the waveform monitor
with the standard 75 ohm termination. The output level as observed on
26
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Generator Output Specifications
Peal amplitude
Half amplitude
duration
2T Amplitude
is 92 IRE units
100 -- 0.5 IRE units
250 - 10 nanoseconds
Amplitude variations following the T-step
transition a e 10 IRE units peak-to-peak
(a)
	
(h)
Figure 4 -7	 Short-time waveform distortion.
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the display should be 70 *- 10 IRE units. This corresponds to an out
impedance from 53 Sl to 107 is and a return loss greaten than 15 dB.
Record your results. Readjust the video level to 140 IRE units.
4.2.' Differenti al Cain
n..c4..4.;,
If a small constant amplitude of chrominance subcarrier superimposed on
a luminance signal, is applied to the sending end of a television facil-
it y , the differential gain is defined as the change in amplitude of the
subcarrier at the receiving end as the luminance varies from blanking
level to white level, the average picture level being maintained at a
particular value.
Measurement
The modulated 5-riser staircase portion of the composite test signal
shourn in Figure 4-8 is used when measuring differential gain. The
test signal's amplitude at each step level must be accurately adjusted
at the sending end prior to the commencement of the test. Similarl y the
waveform monitor at the receiving end should be properly calibrated.
Following the above, the test signal should be fed through a high-pass
filter network* and the output of the network connected to the waveform
monitor being used for the measurement. The gain of the waveform moni-
tor is then adjusted until the highest subcarrier peak-to-peak amplitude
is exactl y 100 IRE units. The peak-to-peak amplitude of the lowest
subcarrier is then measured. The difference between the highest sub-
carrier amplitude and the lowest subcarrier amplitude is the differen-
tial gain distortion at 50 percent APL. The above measurement procedure
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should be repeated using the same test signal transmitted on every
fifth television line with intet::ediate lines set at blanking level for
a 10 percent APL value and then at peak white level for a 90 percent
APL value. The maximum differential gain distortion m measured should
be recorded.
An example of differential gain distortion using the waveform monitor
is shown in Figure 4-8.
Alternatively, the differential gain can be measured using an A'TSC
Vector Scope, Tektronix Model 520A to result in a finer resolution is
the differential gain measurement. This method does not display the
subcarriei •iirectly; instead, linear envelope detection is used to pro-
duce a display as shown in Figure 4-8. To make this measurement, the
vector display must be used to adjust sensitivity of the vectorscope.
Performance objective
At 10 percent, 50 percent, and 90 percent APL the differential gain
shall not exceed 2 percent (2 IRE units).
NOTE: The performance objective shown above also applies
to the in-service FITS measurement.
4.2.8 Differential Phase
n_c:..4.4__
If a constant amplitude of chrominance subcarrier without phase modula-
tion, superimposed on a luminance signal, is applied to the sending end
*The chroma filter network incorporated into most television waveform
monitors is suitable for this test.
29
IPH
.hie
20
10(1
ec
e I^
m
0
to
I	 I	 I	 I	 I	 I	 11
7	 10 I! 16 is m
m00"Cm61
11996
Generator Output Specifications
(In addition to the luminance specifications shown with Figure 20 In Section
39)
Chrominance ample- 40 _- 0.5 IRE units
tude
Inherent differential gain less than 0.5 percent
and differential phase less than 0.20
Rise and fall times 400 = 25 nanoseconds
of the modulation
envelope
Phase of chrome- 0 	 : 1.0	 over the range
nance signal rel- 10°o to 90% APL
ateve to reference
burst phase
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DIFFERENTIAL GAIN IS 16% DIFFERENTIAL GAIN IS 169E
MEASURED WITH VECTOR SCOPE MEASURED WITH WAVEFORM MONITOR
FIGURE 4-8
	
DIFFERENTIAL GAIN
in
Ili
of a television facility, the differential phase is defined as the
change in the phase of the subcarrier at the receiving end as the
luminance varies from blanking level to white level, the average picture
level being maintained at a particular value.
measurement
The modulated 5-riser staircase portion of the composite test signal
shown in Figure 4-8 is used when measuring differential phase. The
test signal's amplitude and its subcarrier phase at each step level
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must be accuratel y adjusted at the sending end prior to the commencement
of the test. similarl y the waveform monitor and phase comparator (e.g.,
vectorscope) at the receiving end should be properly calibrated. A
vectorscope display of differential phase with zero distortion is shown
in Figure 4-9a.
Following the above, the test signal should be fed through a high-pass
filter network to the phase comparator (or direct'v to the vectorscope).
The differential phase distortion is the measured peak-t^--peak chance
in subcarrier phase at 50 percent APL. The above measurement procedure
should be repeated using the same test signal transmitted on ever y fifth
television line with intermediate lines set at blanking level for a
10 percent APL value and then at peak white level for a 90 percent APL
value. The iraximum differential phase distortion should be recorded.
An example of differential phase distortion is shown in Figure 4-9b.	 I
Performance Objective
At 10 percent, 50 percent, and 90 percent APL the differential phase
shall not exceed 1 degree.
V
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Figure 4-9a
	 Zero differential phase distortion.
1995
Figure 4-4b	 Differential phase distortion.
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NOTE: 1he performance objective shown above also applies
to the in-service FITS measurenent.
4.2.9 Chrominance-Luminance Gain Inequality
nofinicinn
When a test signal having defined luminance and chrominance components
is applied to the sending end of a television facilit y , the chrominance-
luminance gain inequality is defined as the change in ampli t ude at the
receiving end of the color component of the test signal relati • -e to the
luminance component.
Measurement
The chrominance pulse portion of the composite test signal shown in
Figure 4-10a is used when measuring chro-ninance-luminance ;,ain inequality.*
The test signal's amplitude must be accurately adjusted at the sending
end prior to the commencement of the test. Similarly the waveform
monitor at the receiving end should be properly calibrated.
Following the above, the amplitude of the Chrominance Pulse Test Signal
is measured in IRE units, having previously adjusted the amplitude of
the line bar test signal to exactly 100 IRE units. This method is
accurate to within 2 percent with up to 300 nanoseconds of chrominance-
to-luminance dela y present. The convention of Figure 4-101 , shows how the
chrominance pulse will look with different t y pes of gain and delay
distortion. If harmonic distortion is present on the chroma pulse, as
*This parameter is also called Relative Chroma Level (RCL), and is
expressed as a percentage of P-P chrominance referenced to t..e line bar
amplitude, as shown in Figure 4-10a. dente, the performance objective
expressed as RCL would be '6 percent.
9
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Peak amOlrtude
Halt amplitude
duration
Inherent chrominance
luminance
a) gain inequality (RCL)
b) delay inequality (RCT)
Sibcarrie ► harmonic
distortion
Irregularities ir:
the puise bGsc line
100 * 0.5 IRE units
t 1562.5 . 50 nanoseconds
less than -- 0.5 IRE (* 1%)
less than 5 nanoseconds.
delayed or advanced
less than 1%
IP ,--s than t 0.5 IRE units
Figure 4-10a
	 The chrnminance pulse test signal.
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Figure 10b	 Chrominance-luminance gain measurement convention.
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evidenced by multiple irregularties of the baseline, this method is
invalid and an accurate measurement cannot be made. Methods to make
measurements in the presence of harmonic distortion are presentl y unde
study.
An example of low chrominance amplitude is shown in Figure 4-10c.
Performance Obiective
The amplitude of the chrominance pulse shall be 100 *_ 3 IRE units.
NOTE: The performance objective shown above applies equally
to both full-field and in-service VITS measurements.
4.2.10 Chrominance-Luminance Delay Inequality
Definition
When a test signal having defined luminance and chrominance components
is applied to the sending end of a television facility, the chrominance-
luminance delay inequality is defined as the change in relative timing,
at the receiving end, of the chrominance component of the test signal
relative to the luminance component.
Measurement
The chrominance pulse portion of the composite test signal shown in
Figure 4-10a is used when measuring chrominance-luminance delay inequal-
ity.* The test signal's amplitude must be accurately adjusted at the
sending end prior to the commencement of the test. Similarly the wave-
form monitor at the receiving end should be properly calibrated.
*This parameter is also called Relative Chroma Time.
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Figure 4-10c	 Example of low chrominance amplitude.
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Following the above, the amplitude of the chrominance pulse test signal
should be adjusted to exactly 100 IRE units. The nomogram shown in
Figure 4-11a should be used to compute the magnitude of the chrominance-
luminance delay inequality. If the chrominance component of the test
signal starts with a positive going lobe then the chrominance-luminance
delay inequality should be recorded as dela yed chroma. The delay
inequality can also be computer by the formula:
CLDI(RCT) in ns = 20 ^ Y-,.
If harmonic cistortion is present, as evidenced by multiple irregulari-
ties of the l,aseline, this method is invalid and an accurate measure-
ment cannot be made. Methods to determine chrominance-luminance delav
inequality in the presence of harmonic distortion are currently under
study.
An example o: chrominance-luminance delay inequality is shown in
Figure 4-11b below.
Performance Obiective
The chrominance-luminance delay inequality shall b y no greater than
50 nanoseconds, advanced or delayed chroma.
NOTE: The performance objective shown above applied equally
to both full-field and in-service VITS measurements.
4.3 AUDIO SUBCARRIER PARAMETERS
The test equipment is set up as shown in Figure 4-12. In these tests,
in addition to the standard video modulation on the RF signal, as des-
cribed in section 4.1, the input RF signal is also modulated by the
audio subcarrier.
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Figure 4-11a	 Chrominance-luminance delay nomogram with
measurement convention.
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CLDI(RCT^ is 240 Nanoseconds
Delayed Chroma with no gain
inequality present
L2001
Figure 4-11b	 Chrominance-luminance delay inequality.
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Tile audio subcarrier frequency is set to 5.140 nz. Tile frequency of the
audio signal generator :.s set between 30 Hz and 15 KHz and the level of
the audio signal is adjusted to provide 60.0 Kiiz peak subcarrier devia-
tion. The level of the subcarrier is adjusted for 630 KHz deviation of
the main KF carrier. Check the video output of the Demodulator unit to
make sure that the composite video test signal is present.
4.3.1 Output Level
Set the audio generator at 1 KHz. With the distortion analyzer input
terminated in 600 ohms and with the switch on the distortion analyzer
in the voltmeter function, set the displayed RMS voltage level to
0.778 volts, or 0 dBm.
4.3.2 Output Impedance and Return Loss
With the input impedance of the distortion analyzer set at infinity,
note the voltage level indicated. This level should be 6 dB tl.4 dB
above the 0.778 volt level previousl y set. Record your results.
4.3.3 Frequency Response Flatness
With the audio frequency varied front 30 Hz to 15 KHz, note the voltage
level indicated on the distortion analyzer (voltmeter function and input
impedance at 600 P). Note and record the 3dB bandwidth response and the
amplitude variation from 100 iiz to 10 KHz. The 3dB bandwidth should be
30 Hz to 15 KHz with maximum amplitude ripple of 4-1 dB from 100 Hz to
10 Kz. Record your results.
4.3.4 Distor tion
Modulate the transmitter with a standard color bar signal. Set the
audio modulation frequencv of the transmitter subcarrier to 1 KHz at
I J
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the proper deviation level. Adjust the RF input level to the receiver
at a level of -72 dBm. Measure the distortion of the receiver audio
output signal using the Distortion Measurement Set. The distortion
should be .less than 5%. Record your results.
4.3.5 Test Tone Signal-to-Noise Ratio
Adjust the RF input level to the receiver at a level of -80 dBm. All
other parameters the same as for the distortion measurements. Set the
Distortion Test Set to the voltmeter function, switch in the 30 KNz low
pass filter and verif y that the receiver output level is 0 dBm in
b00 ohms. Switch the 1 KNz modulation applied to the transmitter to
the off positio ►i. Now increase the voltmeter sensitivit y on the Dis-
tortion Test Set until a reading is obtained. This level should be
greater than 45 dB below the test tone level. Record your results.
-.3.6 Static Threshold
Increase the RF input to the receiver to -72 dBm. Note the noise level
indicated on the distortion test set and compute the signal-to-noise at
this setting. Record your results. Repeat this procedure by adjusting
the RF input signal to the receiver to the receiver downward in 1 dB
steps until data has been obtained at a level of -87 dBm. The static
threshold may now be obtained by plotting the audio signal-to-noise
ratio vs. the receiver carrier-to-noise ratio. The point where the
measured S/N departs b y 1 dB from the straight line plot indicates the
static threshold. This point should occur at a C/N i of less than
10 dB. Record your results.
4
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IF i Test Data Summary
12 GHz Satellite Video Receiver
Serial Number	 Date
Performed by
	 —	 Approved
Functional Tests
Test
Ref. Para.	 Description	 Specification	 Results
Downconverter Tests
3.1	 D-)wn Converter Gain	 52 t6 dB
3.2	 Local Osc. Stability	 '-:.0 MHz
3.3	 RF Input VSir'R 	 -' : 1 max
3.4	 Image Rejection	 15 dB min
3.5	 Receiver NF	 4 dB max
Demodulator hF Tests
4.1.2	 Static Threshold	 C/Ni < 8 dB
Signal-to-:Noise Weighted 	 48.5 dB min
at C/N: - 12 dB
4.1.3	 Dynamic Threshold	 C/Ni < 11 dB
4.1.4	 Signal-to-Hum Ratio	 50 dB min
Video Baseband Parameters
4.2.2 Gain Frequency Distortion 50 t3 IRF
4.2.3 Field Time Distortion t2 IRE
Line Time Distortion t2 IRE
Short Time Distortion 100 !6 IRE
4.2.b Impedance Level and Return Loss 10	 '_10 IRE
4.2.7 Differential Gain 2%
4.2.8 Differential Phase 1 degree
4.2.9 Chrominance-Luminance Gain 100 23 IRE
4.2.10 Chrominance-Luminance Delav 50 ns
s
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Test
Ref.	 Para. Description Specification	 Results
r
r	 Audio Baseband Parameters
i
4.3.2 Output	 Impedance and Return Loss 6 dB *_	 1.4 dB
4.3.3 Frequency Response Flatness 30 HZ-15 1:Hz,	 3 dB
Fr
100 HZ-10 Kliz,	 1 dB—__
4.3.4 Distort ion SS,:	 max
k	 4.3.5 Pest Tone Signal-to-Noise 45 dB min
or	
4.3.o Static Threshold C/N i <	 10 dB
45
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